ZILOG Z84C00-10MHZ Datasheet

Z8400/84C00
Z
ILOG
Z8400/84C00
NMOS/CMOS Z80 CPU CENTRAL PROCESSING UNIT
GENERAL DESCRIPTION
“Exchange” instructions makes either set of main or alter­nate registers accessible to the programmer. The alter­nate set allows operation in foreground-background mode or it may be reserved for very fast interrupt response.
The CPU also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits; the CPU is sup­ported by an extensive family of peripheral controllers.
FEATURES
The Extensive Instruction Set.Contains 158 Instructions,
Including the 8080A Instructions Set as a Subset.
Single 5 Volt Power Supply
NMOS Version for Low Cost, High Performance
Solutions; CMOS Version for High Performance, Low Power Designs.
NMOS Z084004 - 4 MHz
Z0840006 - 6.17 MHz Z084008 - 8 MHz
CMOS Z0840006 - DC to 6.17 MHz
Z84C0008 - DC to 8 MHz Z84C0010 - DC to 10 MHz Z84C0020 - DC to 20 MHz
6 MHz Version can be Operated at 6.144 MHz Clock
Speed
The Z80 Microprocessors and Associated Family of
Peripherals can be Linked by a Vectored Interrupt System. This System can be Daisy-Chained to Allow Implementation of a Priority Interrupt Scheme.
Duplicate Set of Both General-Purpose and Flag
Registers
Two 16-Bit Index Registers
Three Modes of Maskable Interrupts:
- Mode 0 - 8080A Similar
- Mode 1 - Non-Z80 Environment, Location 38H
- Mode 2 - Z80 Family Peripherals, Vectored Interrupts
On-Chip Dynamic Memory Refresh Counter
PB006301-0301
Z8400/84C00
Z
ILOG
GENERAL DESCRIPTION (Continued)
PB006301-0301
8-Bit
Data Bus
Data Bus
Interface
+5V
GND
Clock
Instruction
Decoder
CPU
Timing
Control
8 Systems
and CPU
Control
Outputs
Figure 1. Z8400/C00 Functional Block Diagram
5 CPU
Control
Inputs
Instruction
Register
CPU
Timing
Internal Data Bus
Register
Array
Address
Logic and
Buffers
16-Bit
Address Bus
ALU
© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.
ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMA­TION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MER­CHANTABILITY OR FITNESS FOR ANY PURPOSE.
Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.
Zilog’s products are not authorized for use as critical compo­nents in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com
Loading...