Low Power, Dual Output, Current Mode PWM Controller
FEATURES
BiCMOS Version of UC1846 Families
•
1.4mA Maximum Operating Current
•
100µA Maximum Startup Current
•
1.0A Peak Output Current
•
125nsec Circuit Delay
•
Easier Parallelability
•
Improved Benefits of Current Mode
•
Control
DESCRIPTION
The UCC1806 family of BiCMOS PWM controllers offers exceptionally im
proved performance with a familiar architecture. With the same block dia
gram and pinout of the popular UC1846 series, the UCC1806 line features
increased switching frequency capability while greatly reducing the bias
current used within the device. With a typical startup current of 50µA and a
well defined voltage threshold for turn-on, these devices are favored for ap
plications ranging from off-line power supplies to battery operated portable
equipment. Dual high current, FET driving outputs and a fast current sense
loop further enhance device versatility.
All the benefits of current mode control including simpler loop closing, volt
age feed-forward, parallelability with current sharing, pulse-by-pulse current
limiting, and push-pull symmetry correction are readily achievable with the
UCC1806 series.
Error Amplifier Output Current (Pin 7) . +10mA/− (Self Limiting)
Power Dissipation at T
Power Dissipation at T
Storage Temperature Range . . . . . . . . . . . . . . 65°C to +150°C
Lead Temperature (soldering, 10 seconds). . . . . . . . . . +300°C
= 25°C (Note 3). . . . . . . . . . . 1000mW
A
= 25°C (Note 3). . . . . . . . . . . 2000mW
C
IN +0.3V
Note 1. All voltages are with respect to Ground, Pin 12.
Note 2. Currents are positive into, negative out of the specified
terminal.
Note 3. Consult packaging section of databook for thermal limi
tations and considerations of package.
Note 4. Pin numbers refer to DIL-16 package.
CONNECTION DIAGRAMS
DESCRIPTION (continued)
These devices are available with multiple package op
tions for both through-hole and surface mount applica
tions; and incommercial, industrial,and military
temperature ranges.Contact factory for availability.
The UCC1806 is specified for operation from –55°C to
+125°C, the UCC2806 is specified for operation from
–40°C to +85°C, and the UCC3806 is specified for oper
ation from 0°C to +70°C.The part is available in DIP and
SOIC packages.
-
UCC1806
UCC2806
UCC3806
-
-
-
DIL-16 (Top View)
J or N, DW PACKAGE
ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications hold for TA= –55°C to +125°C for the
UCC1806, −40°C to +85°C for the UCC2806, and 0°C to +70°C for the UCC3806; V
C
Output VoltageT
Load Regulation0.2mA < I
Total Output VariationLine, Load, Temperature (Note 7)−150150−150150mV
Output Noise Voltage10Hz ≤ f ≤ 10kHz, T
Long Term StabilityT
Output Short Circuit−10−30−10−30mA
= 0.01µF, TA=TJ.
REF
= 25°C, IO= 0.2mA5.025.105.175.005.105.20V
J
< 5mA325325mV
O
= 25°C
(Note 5)
= 125°C, 1000 Hours (Note 5)525525mV
A
J
PLCC-20, LCC-20 (Top View)
Q, L PACKAGE
= 12V, RT= 33k, CT = 330pF,
IN
MINTYPMAXMINTYPMAX
7070µV
2
UCC1806
UCC2806
UCC3806
ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications hold for TA= –55°C to +125°C for the
UCC1806, −40°C to +85°C for the UCC2806, and 0°C to +70°C for the UCC3806; V
C
Note 1: All voltages are with respect to Ground, Pin 12.
Note 2: Currents are positive into, negative out of the specified terminal.
Note 3: Parameters measured at trip point of latch with V
Note 4: Amplifier gain defined as: G = delta change at Pin 7/delta change forced at Pin 4 delta voltage at Pin 4 = 0 to 1V.
Note 5: Guaranteed by design. Not 100% tested in production.
Note 6: Current Sense Amp output is slew rate limited to provide noise immunity.
Note 7: Line Range = 10V to 15V, Load Range = 0.2mA to 5mA.
PIN 5=VREF,VPIN 6
= 0V.
PIN DESCRIPTIONS
AOUT and BOUT: AOUT and BOUT provide alternating
high current gate drive for the external MOSFETs. Duty
cycle can be varied from 0 to 50% where minimum dead
time is a function of CT. Both outputs use MOS transistor
switches with inherent anti-parallel body diodes to clamp
voltage swings to the supply rails, allowing operation
without the use of clamp diodes.
COMP: COMP is the output of the error amplifier and the
input of the PWM comparator.The error amplifier is a low
output impedance, 2MHz operational amplifier which al
lows sinking or sourcing of current at the COMP pin. The
error amplifier is internally current limited, so that zero
duty cycle can be commanded by externally forcing
COMP to GND.
CS–: CS- is the inverting input of the 3X, differential cur
rent sense amplifier.
CS+: CS+ is the non-inverting input of the 3X, differential
current sense amplifier.
CT: CT is the oscillator timing capacitor connection point,
which is charged by the current set by RT. CT is dis
charged to GND through a 2.6mA current sink. This
causes a linear discharge of CT to zero volts which then
initiates the next switching cycle. Dead time occurs dur
ing the discharge of CT, forcing AOUT and BOUT low.
Switching frequency (fs) and dead time (td) are approxi
mated by:
fs
=
-
2
1
RT CT td
••+
andtdCT
=•
961
CURLIM: CURLIM programs the primary current limit
threshold and determines whether the device will latch
off or retry after an overcurrent condition. When a shut
down signal is generated, a 200µA current source to
-
ground pulls down on CURLIM. If the voltage on the pin
remains above 350mV the device remains latched and
the power must be cycled to restart. If the voltage on the
pin falls below 350mV, the device attempts a restart. The
voltage threshold is typically set by a resistor divider from
-
-
-
-
4
PIN DESCRIPTIONS (continued)
V
to ground. To calculate the current limit adjust volt
REF
age threshold the following equations can be used;
Current Limit Adjust Latching Mode Voltage:
VR A
REF
V
=
Current Limit Adjust Non-Latching Mode Voltage:
VRA
REF
V
=
where R1 is the resistance from the V
and R2 is the resistance from CURLIM to GND.
GND: GND is the reference ground and power ground for
all functions of this part. Bypass and timing capacitors
should be connected as close as possible to GND.
INV: INV is the inverting input of the error amplifier and
has a common mode range from 0V to V
NI: NI is the non-inverting input of the error amplifier and
has a common mode range from 0V to V
RT: RT is the connection point for the oscillator timing resistor. It has a low impedance input and is nominally at
1.25V. The current through RT is mirrored to the timing
capacitor pin, CT. This causes a linear charging of CT
from 0V to 2.35V.Note that the current mirror is limited to
a maximum of 100µA so RT must be greater than 12.5k.
•
–()1 300
R
1
+
1
R
2
•
–()180
R
1
+
1
R
2
µ
mV
>
350
µ
mV
>
350
to CURLIM
REF
–2V.
IN
–2V.
IN
UCC1806
UCC2806
UCC3806
-
SHUTDOWN: The SHUTDOWN pin is provided for en
hanced protection. When SHUTDOWN is driven above
1V, AOUT and BOUT are forced low.
SYNC: SYNC is a bi-directional pin, allowing or providing
external synchronization with TTL compatible thresholds.
In a typical application RT is connected through a timing
resistor to GND which allows the internal oscillator to
free run. In this mode SYNC outputs a TTL compatible
pulse during the oscillator dead time (when CT is being
discharged). If RT is forced above 4.4V, SYNC acts as an
input with TTL compatible thresholds and the internal os
cillator is disabled. When SYNC is high, greater than 2V
the outputs are held active low.When SYNC returns low,
the outputs may be high until the on-time is terminated
by the normal peak current signal, a fault seen at SHUT
DOWN or the next high assertion of SYNC. Multiple
UCC3806s can be synchronized by a single master
UCC3806 or external clock.
VC: VC is the input supply connection for the FET drive
outputs and has an input range of 2.5V to 15V. VC
should be capacitively bypassed for proper operation.
: VINis the input supply connection for this device.
V
IN
The UCC1806 has a maximum startup threshold of 8V
and internally limited by means of a 15V shunt regulator.
The shunted supply current must be limited to 2.5mA.
For proper operation, VIN must be bypassed to GND with
at least a 0.01µF ceramic capacitor.
: V
V
REF
a 5mA maximum available current. V
passed to GND with at least a 0.1µF ceramic capacitor
for proper operation.
is a 5.1V ±1% trimmed reference output with
REF
must be by
REF
-
-
-
-
TYPICAL CHARACTERISTICS
80
60
40
ain (dB)
G
20
0
-20
1k
10k100k1M
Frequency (Hz)
Figure 1. Error amplifier gain and phase response.