
1 S100B Failed Connection Issue
1.1 Description
An S100B port of a TSB41BA3/A sometimes fails to make an active connection to an S100B port of
another TSB41BA3/A after power up. The other ports on the TSB41BA3/A devices have active,
functioning connections. The failed connection can occur across a CAT5 cable with TSB17BA1s and
magnetics installed or it can occur on direct connections between two TSB41BA3/A devices.
Reading the registers of the TSB41BA3/As on either side of the failed connection reveals that both
devices mark the failed connection with Loop_disable set in the page-0 port status register at Dh. A loop is
not present in the system. A bus reset or series of bus resets does not re-enable the connection. A hard
reset of one or both TSB41BA3/A devices may re-enable the connection in some cases.
It should be noted that once an active connection is made between two TSB41BA3/A devices, the
connection is never dropped during normal operation or after a bus reset or even a hard reset due to this
issue.
Errata
SLLZ042A – August 2005 – Revised December 2005
TSB41BA3/A Errata
1.2 Cause
The S100B port transmit clock circuitry is not properly reset at power up, occasionally allowing the clock to
initialize into an invalid state, thereby generating an incorrect frequency for S100B connections.
1.3 Workarounds
This issue will be fixed in an upcoming release of the TSB41BA3/A device: the TSB41BA3B. In the
interim, there are some workaround possibilities:
1.3.1 Software Workaround
1. Set the TSB41BA3A mode so that all S100B connections are now set as S400B. For example, a
mode-4 device would become a mode-6 device and a mode-12 device would become a mode-14
device. For this workaround, the mode change is permanent.
2. At power up, use the CSEL bit, which is located in the page-7 register, to force both PLLs on. This step
must occur before any port connections are made, within ~600 ms of power up.
3. Set Max_Port_Speed to S100B for CAT5 ports. This step must be repeated after every hard reset.
4. As long as the preceding step is performed before the port connection is made (within ~600 ms of
power up), no disabling/re-enabling of the ports is necessary.
1.3.2 Software/Hardware Workaround
1. Set the TSB41BA3A mode so that all S100B connections are set as S400B. For example, a mode-4
device would become a mode-6 device and a mode-12 device would become a mode-14 device.
2. At power up, use the CSEL bit, which is located in the page-7 register, to force both PLLs on. This step
must occur before any port connections are made (within ~600 ms of power up).
3. Set the TSB41BA3A mode back to S100B.
4. Generate a hard reset via RESET.
SLLZ042A – August 2005 – Revised December 2005 TSB41BA3/A Errata 1

Disappearing IDLE in a Beta system Issue
1.3.3 Hardware Workaround
This workaround is for active S100B ports only. It does not work for ports connected after power up.
1. Set the TSB41BA3A mode so that all S100B connections are now set as S400B. For example, a
mode-4 device would become a mode-6 device, and a mode-12 device would become a mode-14
device.
2. Wait ~1 second to allow the active connections to fail (speed negotiation and training must complete).
This requires both sides of the CAT5 connection to be configured to S400B to force the system to
attempt to transmit at S400B.
3. Set the TSB41BA3A mode back to S100B in hardware.
4. Generate a hard reset via RESET.
2 Disappearing IDLE in a Beta system Issue
2.1 Description
Disappearing IDLE in a Beta system results in max arbitration state timeout and bus reset. Specifically in
Beta systems with more than four cable hops, unwanted bus resets may occur.
2.2 Cause
A short IDLE between a data packet and an arbitration grant disappears.
As signals propagate across the 1394 network, the IDLE between a data packet and an arbitration grant
shortens since the time needed to repeat a data packet is longer than the time needed to repeat a grant.
2.3 Workaround
Add a 1394A PHY to the system to force legacy gap timing on the 1394 bus.
TSB41BA3/A Errata2 SLLZ042A – August 2005 – Revised December 2005

IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,
enhancements, improvements, and other changes to its products and services at any time and to discontinue
any product or service without notice. Customers should obtain the latest relevant information before placing
orders and should verify that such information is current and complete. All products are sold subject to TI’s terms
and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI
deems necessary to support this warranty . Except where mandated by government requirements, testing of all
parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for
their products and applications using TI components. To minimize the risks associated with customer products
and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,
copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process
in which TI products or services are used. Information published by TI regarding third-party products or services
does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.
Use of such information may require a license from a third party under the patents or other intellectual property
of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is without
alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction
of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for
such altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that
product or service voids all express and any implied warranties for the associated TI product or service and
is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products and application
solutions:
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
Telephony www.ti.com/telephony
Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless
Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2005, Texas Instruments Incorporated