Texas Instruments TMX320VC5402PGE100, TMX320VC5402GGU100, TMS320VC5402PGE100, TMS320VC5402GGU100 Datasheet

Download

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

D Advanced Multibus Architecture With Three

Separate 16-Bit Data Memory Buses and One Program Memory Bus

D 40-Bit Arithmetic Logic Unit (ALU),

Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators

D 17- × 17-Bit Parallel Multiplier Coupled to a

40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation

D Compare, Select, and Store Unit (CSSU) for

the Add/Compare Selection of the Viterbi Operator

D Exponent Encoder to Compute an

Exponent Value of a 40-Bit Accumulator Value in a Single Cycle

D Two Address Generators With Eight

Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)

D Data Bus With a Bus-Holder Feature D Extended Addressing Mode for 1M × 16-Bit

Maximum Addressable External Program Space

D 4K x 16-Bit On-Chip ROM D 16K x 16-Bit Dual-Access On-Chip RAM D Single-Instruction-Repeat and

Block-Repeat Operations for Program Code

D Block-Memory-Move Instructions for

Efficient Program and Data Management

D Instructions With a 32-Bit Long Word

Operand

D Instructions With Two- or Three-Operand

Reads

description

D Arithmetic Instructions With Parallel Store

and Parallel Load

D Conditional Store Instructions D Fast Return From Interrupt D On-Chip Peripherals

– Software-Programmable Wait-State

Generator and Programmable Bank Switching

– On-Chip Phase-Locked Loop (PLL) Clock

Generator With Internal Oscillator or External Clock Source

– Two Multichannel Buffered Serial Ports

(McBSPs)

– Enhanced 8-Bit Parallel Host-Port

Interface (HPI8) – Two 16-Bit Timers – Six-Channel Direct Memory Access

(DMA) Controller

D Power Consumption Control With IDLE1,

IDLE2, and IDLE3 Instructions With Power-Down Modes

D CLKOUT Off Control to Disable CLKOUT D On-Chip Scan-Based Emulation Logic,

IEEE Std 1149.1† (JT AG) Boundary Scan Logic

D 10-ns Single-Cycle Fixed-Point Instruction

Execution Time (100 MIPS) for 3.3-V Power Supply (1.8-V Core)

D Available in a 144-Pin Plastic Thin Quad

Flatpack (TQFP) (PGE Suffix) and a 144-Pin Ball Grid Array (BGA) (GGU Suffix)

The TMS320VC5402 fixed-point, digital signal processor (DSP) (hereafter referred to as the ’5402 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory , and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing the high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition,

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†

IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

description (continued)

data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can be performed in a single machine cycle. In addition, the ’5402 includes the control mechanisms to manage interrupts, repeated operations, and function calls.

For detailed information on the architecture of the ’C5000 family of DSPs, see the

Functional Overview

A10

HD7

A11

A12

A13

A14

A15

HAS

HCS

HR/W

PS DS

R/W

MSC

IAQ

HOLD

BIO

NC NC

19 20 21 22

23 24 25 26 27 28 29 30 31 32 33 34 35 36

READY

MSTRB

IOSTRB

HOLDA

MP/MC

(literature number SPRU307).

D15

123

D14

122

D13

121

†‡

HD4

120

D12

119

D11

118

D10

117D9116D8115D7114D6113

TMS320VC5402 PGE PACKAGE

(TOP VIEW)

144

143

142

141A8140A7139A6138A5137A4136

373839404142434445464748495051525354555657585960616263646566676869

HD6

135A3134A2133A1132A0131DV130

HDS2SSV

129

128

HDS1

127

126

125

HD5

124

TMS320C5000 DSP Family

A19

111

112

110

109

108

A18

107

A17

106

105

A16

104

103

102

101

100

X2/CLKIN

HD3

CLKOUT

HPIENA

TMS

TCK

TRST

TDI

TDO

EMU1/OFF

EMU0

TOUT0 HD2

CLKMD3

CLKMD2

CLKMD1

707172

HCNTL0SSBCLKR0

BFSR0

BCLKR1

BDR0

BFSR1

BDR1

BCLKX0

HCNTL1

BCLKX1

BFSX0

BFSX1

HRDY

HD0

BDX0

IACK

BDX1

HBIL

NMI

INT0

INT1

INT2

INT3

HD1

HINT/TOUT1

†

NC = No internal connection

‡

DVDD is the power supply for the I/O pins while CVDD is the power supply for the core CPU. VSS is the ground for both the I/O pins and the core CPU.

The TMS320VC5402PGE (144-pin TQFP) package is footprint-compatible with the ’LC548, ’LC/VC549, and ’VC5410 devices.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

TMS320VC5402 GGU PACKAGE

(BOTTOM VIEW)

3456781012 1113 9

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

A B C D E F G H J K L M N

The pin assignments table to follow lists each signal quadrant and BGA ball number for the TMS320VC5402GGU (144-pin BGA) package which is footprint-compatible with the ’LC548 and ’LC/VC549 devices.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

†

BGA BALL #

B11 A11

Pin Assignments for the TMS320VC5402GGU (144-Pin BGA) Package

SIGNAL

NAME

NC A1 NC N13 NC N1 A19 A13 NC B1 NC M13 NC N2 NC A12

A10 D4 CLKMD1 K10 BCLKR0 K4 D6 D10 HD7 D3 CLKMD2 K11 BCLKR1 L4 D7 C10

A11 D2 CLKMD3 K12 BFSR0 M4 D8 B10 A12 D1 NC K13 BFSR1 N4 D9 A10 A13 E4 HD2 J10 BDR0 K5 D10 D9 A14 E3 TOUT0 J11 HCNTL1 L5 D11 C9 A15 E2 EMU0 J12 BDR1 M5 D12 B9

NC E1 EMU1/OFF J13 BCLKX0 N5 HD4 A9 HAS F4 TDO H10 BCLKX1 K6 D13 D8 V

NC F2 TRST H12 HINT/TOUT1 M6 D15 B8

HCS G2 TMS G12 BFSX0 M7 CV

HR/W G1 NC G13 BFSX1 N7 NC A7

READY G3 CV

PS G4 HPIENA G10 DV

DS H1 V

IS H2 CLKOUT F12 HD0 M8 DV

R/W H3 HD3 F11 BDX0 L8 A0 C6

MSTRB H4 X1 F10 BDX1 K8 A1 D6

IOSTRB J1 X2/CLKIN E13 IACK N9 A2 A5

MSC J2 RS E12 HBIL M9 A3 B5

XF J3 D0 E11 NMI L9 HD6 C5

HOLDA J4 D1 E10 INT0 K9 A4 D5

IAQ K1 D2 D13 INT1 N10 A5 A4

HOLD K2 D3 D12 INT2 M10 A6 B4

BIO K3 D4 D11 INT3 L10 A7 C4

MP/MC L1 D5 C13 CV

NC M1 A17 B13 NC N12 NC A2

NC M2 A18 B12 NC M12 NC B2

†

DVDD is the power supply for the I/O pins while CVDD is the power supply for the core CPU. VSS is the ground for both the I/O pins and the core CPU.

BGA BALL #

C2 DV C1 V

F3 TDI H11 V

F1 TCK H13 CV

L2 A16 C12 HD1 M11 A9 B3 L3 V

SIGNAL

NAME

BGA BALL #

L12 HCNTL0 M3 V L13 V

G11 HRDY L7 HDS1 C7

F13 V

C11 V

SIGNAL

NAME

BGA BALL #

N3 DV

L6 D14 C8

N6 HD5 A8

K7 V N8 HDS2 A6

N11 A8 A3

L11 CV

SIGNAL

NAME

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

TERMINAL

TYPE

†

DESCRIPTION

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

terminal functions

The following table lists each signal, function, and operating mode(s) grouped by function.

Terminal Functions

TERMINAL

NAME

DATA SIGNALS

A19 (MSB) A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 (LSB)

D15 (MSB) D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 (LSB)

IACK INT0

INT1 INT2 INT3

NMI †

I = input, O = output, Z = high impedance, S = supply

‡

All revisions of the ’5402 can be operated with an external clock source, provided that the proper voltage levels be driven on the X2/CLKIN pin. It should be noted that the X2/CLKIN pin is referenced to the device 1.8V power supply (CVdd), rather than the 3V I/O supply (DVdd). Refer to the recommended operating conditions section of this document for the allowable voltage levels of the X2/CLKIN pin.

O/Z Parallel address bus A19 [most significant bit (MSB)] through A0 [least significant bit (LSB)]. The lower sixteen

address pins (A0 to A15) are multiplexed to address all external memory (program, data) or I/O, while the upper four address pins (A16 to A19) are only used to address external program space. These pins are placed in the high-impedance state when the hold mode is enabled, or when OFF

I/O/Z Parallel data bus D15 (MSB) through D0 (LSB). The sixteen data pins (D0 to D15) are multiplexed to transfer

data between the core CPU and external data/program memory or I/O devices. The data bus is placed in the high-impedance state when not outputting or when RS high-impedance state when OFF

The data bus has bus holders to reduce the static power dissipation caused by floating, unused pins. These bus holders also eliminate the need for external bias resistors on unused pins. When the data bus is not being driven by the ’5402, the bus holders keep the pins at the previous logic level. The data bus holders on the ’5402 are disabled at reset and can be enabled/disabled via the BH bit of the bank-switching control register (BSCR).

INITIALIZATION, INTERRUPT, AND RESET OPERATIONS

Interrupt acknowledge signal. IACK Indicates receipt of an interrupt and that the program counter is fetching the

O/Z

interrupt vector location designated by A15–A0. IACK

External user interrupts. INT0–INT3 are prioritized and are maskable by the interrupt mask register (IMR) and

the interrupt mode bit. INT0

Nonmaskable interrupt. NMI is an external interrupt that cannot be masked by way of the INTM or the IMR. When

is activated, the processor traps to the appropriate vector location.

NMI

is low.

–INT3 can be polled and reset by way of the interrupt flag register (IFR).

or HOLD is asserted. The data bus also goes into the

also goes into the high-impedance state when OFF is low.

is low.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

Terminal Functions (Continued)

TERMINAL

NAME

MP/MC I

BIO I

XF O/Z

DS PS IS

MSTRB O/Z

READY I

R/W O/Z

IOSTRB O/Z

HOLD I

HOLDA O/Z

MSC O/Z

IAQ O/Z †

I = input, O = output, Z = high impedance, S = supply

‡

†

INITIALIZATION, INTERRUPT, AND RESET OPERATIONS (CONTINUED)

Reset. RS causes the digital signal processor (DSP) to terminate execution and causes a reinitialization of the CPU and peripherals. When RS

memory. RS Microprocessor/microcomputer mode select. If active low at reset, microcomputer mode is selected, and the

internal program ROM is mapped into the upper 4K words of program memory space. If the pin is driven high during reset, microprocessor mode is selected, and the on-chip ROM is removed from program space. This pin is only sampled at reset, and the MP/MC that is selected at reset.

Branch control. A branch can be conditionally executed when BIO is active. If low, the processor executes the conditional instruction. For the XC instruction, the BIO pipeline; all other instructions sample BIO

External flag output (latched software-programmable signal). XF is set high by the SSBX XF instruction, set low by the RSBX XF instruction or by loading ST1. XF is used for signaling other processors in multiprocessor configurations or used as a general-purpose output pin. XF goes into the high-impedance state when OFF low, and is set high at reset.

Data, program, and I/O space select signals. DS, PS, and IS are always high unless driven low for accessing a particular external memory space. Active period corresponds to valid address information. DS

O/Z

placed into the high-impedance state in the hold mode; the signals also go into the high-impedance state when OFF

Memory strobe signal. MSTRB is always high unless low-level asserted to indicate an external bus access to data or program memory. MSTRB high-impedance state when OFF

Data ready. READY indicates that an external device is prepared for a bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. Note that the processor performs ready detection if at least two software wait states are programmed. The READY signal is not sampled until the completion of the software wait states.

Read/write signal. R/W indicates transfer direction during communication to an external device. R/W is normally in the read mode (high), unless it is asserted low when the DSP performs a write operation. R/W the high-impedance state in hold mode; it also goes into the high-impedance state when OFF

I/O strobe signal. IOSTRB is always high unless low-level asserted to indicate an external bus access to an I/O device. IOSTRB state when OFF

Hold. HOLD is asserted to request control of the address, data, and control lines. When acknowledged by the ’C54x, these lines go into the high-impedance state.

Hold acknowledge. HOLDA indicates that the ’5402 is in a hold state and that the address, data, and control lines are in the high-impedance state, allowing the external memory interface to be accessed by other devices. HOLDA

Microstate complete. MSC indicates completion of all software wait states. When two or more software wait states are enabled, the MSC high at the beginning of the last software wait state. If connected to the READY input, MSC wait state after the last internal wait state is completed. MSC is low.

Instruction acquisition signal. IAQ is asserted (active low) when there is an instruction address on the address bus. IAQ

affects various registers and status bits.

MULTIPROCESSING SIGNALS

MEMORY CONTROL SIGNALS

is low.

is placed in the high-impedance state in the hold mode; it also goes into the high-impedance

is low.

also goes into the high-impedance state when OFF is low.

goes into the high-impedance state when OFF is low.

is brought to a high level, execution begins at location 0FF80h of program

is placed in the high-impedance state in the hold mode; it also goes into the

is low.

pin goes active at the beginning of the first software wait state and goes inactive

DESCRIPTIONTYPE

bit of the processor mode status (PMST) register can override the mode

during the read phase of the pipeline.

condition is sampled during the decode phase of the

forces one external

also goes into the high-impedance state when OFF

, PS, and IS are

is placed in

is low.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

Terminal Functions (Continued)

TERMINAL

NAME

CLKOUT O/Z

CLKMD1 CLKMD2 CLKMD3

X2/CLKIN I

X1 O

TOUT0 O/Z

TOUT1 O/Z

BCLKR0 BCLKR1

BDR0 BDR1

BFSR0 BFSR1

BCLKX0 BCLKX1

BDX0 BDX1

BFSX0 BFSX1

NC No connection

HD0–HD7 I/O/Z

HCNTL0 HCNTL1

†

I = input, O = output, Z = high impedance, S = supply

‡

†

Master clock output signal. CLKOUT cycles at the machine-cycle rate of the CPU. The internal machine cycle is bounded by rising edges of this signal. CLKOUT also goes into the high-impedance state when OFF

Clock mode select signals. These inputs select the mode that the clock generator is initialized to after reset. The logic levels of CLKMD1–CLKMD3 are latched when the reset pin is low, and the clock mode register is initialized

to the selected mode. After reset, the clock mode can be changed through software, but the clock mode select signals have no effect until the device is reset again.

Oscillator input. This is the input to the on-chip oscillator.

If the internal oscillator is not used, X2/CLKIN functions as the clock input, and can be driven by an external clock

‡

source. Output pin from the internal oscillator for the crystal.

If the internal oscillator is not used, X1 should be left unconnected. X1 does not go into the high-impedance state when OFF

Timer0 output. TOUT0 signals a pulse when the on-chip timer 0 counts down past zero. The pulse is a CLKOUT cycle wide. TOUT0 also goes into the high-impedance state when OFF

Timer1 output. TOUT1 signals a pulse when the on-chip timer1 counts down past zero. The pulse is one CLKOUT cycle wide. The TOUT1 output is multiplexed with the HINT the HPI is disabled. TOUT1 also goes into the high-impedance state when OFF

I/O/Z

Receive clock input. BCLKR can be configured as an input or an output; it is configured as an input following reset. BCLKR serves as the serial shift clock for the buffered serial port receiver.

I Serial data receive input

Frame synchronization pulse for receive input. BFSR can be configured as an input or an output; it is configured as an input following reset. The BFSR pulse initiates the receive data process over BDR.

Transmit clock. BCLKX serves as the serial shift clock for the McBSP transmitter . BCLKX can be configured as an input or an output; it is configured as an input following reset. BCLKX enters the high-impedance state when

goes low.

OFF Serial data transmit output. BDX is placed in the high-impedance state when not transmitting, when RS is

O/Z

asserted, or when OFF Frame synchronization pulse for transmit input/output. The BFSX pulse initiates the transmit data process. BFSX

can be configured as an input or an output; it is configured as an input following reset. BFSX goes into the high-impedance state when OFF

Parallel bidirectional data bus. The HPI data bus is used by a host device bus to exchange information with the HPI registers. These pins can also be used as general-purpose I/O pins. HD0–HD7 is placed in the high-impedance state when not outputting data or when OFF reduce the static power dissipation caused by floating, unused pins. When the HPI data bus is not being driven by the ’5402, the bus holders keep the pins at the previous logic level. The HPI data bus holders are disabled at reset and can be enabled/disabled via the HBH bit of the BSCR.

Control. HCNTL0 and HCNTL1 select a host access to one of the three HPI registers. The control inputs have

internal pullup resistors that are only enabled when HPIENA = 0.

‡

is low.

MULTICHANNEL BUFFERED SERIAL PORT SIGNALS

DESCRIPTIONTYPE

OSCILLATOR/TIMER SIGNALS

is low.

MISCELLANEOUS SIGNAL

HOST-PORT INTERFACE SIGNALS

is low.

pin of the HPI and is only available when

is low.

is low. The HPI data bus includes bus holders to

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

Terminal Functions (Continued)

TERMINAL

NAME

HBIL I

HCS I HDS1

HDS2 HAS I

HR/W I

HRDY O/Z

HINT O/Z

HPIENA I

TCK I

TDI I

TDO O/Z

TMS I

TRST I

†

I = input, O = output, Z = high impedance, S = supply

‡

†

HOST-PORT INTERFACE SIGNALS (CONTINUED)

Byte identification. HBIL identifies the first or second byte of transfer. The HBIL input has an internal pullup resistor that is only enabled when HPIENA = 0.

Chip select. HCS is the select input for the HPI and must be driven low during accesses. The chip-select input has an internal pullup resistor that is only enabled when HPIENA = 0.

Data strobe. HDS1 and HDS2 are driven by the host read and write strobes to control transfers. The strobe inputs

have internal pullup resistors that are only enabled when HPIENA = 0. Address strobe. Hosts with multiplexed address and data pins require HAS to latch the address in the HPIA

register. HAS Read/write. HR/W controls the direction of an HPI transfer. R/W has an internal pullup resistor that is only

enabled when HPIENA = 0. Ready. The ready output informs the host when the HPI is ready for the next transfer. HRDY goes into the

high-impedance state when OFF Host interrupt. This output is used to interrupt the host. When the DSP is in reset, HINT is driven high. HINT can

also be configured as the timer 1 output (TOUT1), when the HPI is disabled. The signal goes into the high-impedance state when OFF

HPI module select. HPIENA must be driven high during reset to enable the HPI. An internal pulldown resistor is always active and the HPIENA pin is sampled on the rising edge of RS during reset, the HPI module is disabled. Once the HPI is disabled, the HPIENA pin has no effect until the ’5402 is reset.

S +VDD. Dedicated 1.8-V power supply for the core CPU S +VDD. Dedicated 3.3-V power supply for the I/O pins S Ground

IEEE standard 1149.1 test clock. TCK is normally a free-running clock signal with a 50% duty cycle. The changes on the test access port (TAP) of input signals TMS and TDI are clocked into the TAP controller, instruction register, or selected test data register on the rising edge of TCK. Changes at the T AP output signal (TDO) occur on the falling edge of TCK.

IEEE standard 1149.1 test data input pin with internal pullup device. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.

IEEE standard 1149.1 test data output. The contents of the selected register (instruction or data) are shifted out of TDO on the falling edge of TCK. TDO is in the high-impedance state except when the scanning of data is in progress. TDO also goes into the high-impedance state when OFF

IEEE standard 1149.1 test mode select. Pin with internal pullup device. This serial control input is clocked into the TAP controller on the rising edge of TCK.

IEEE standard 1149.1 test reset. TRST, when high, gives the IEEE standard 1149.1 scan system control of the operations of the device. If TRST and the IEEE standard 1149.1 signals are ignored. Pin with internal pulldown device.

has an internal pullup resistor that is only enabled when HPIENA = 0.

is low.

SUPPLY PNS

TEST PINS

is not connected or is driven low, the device operates in its functional mode,

DESCRIPTIONTYPE

. If HPIENA is left open or is driven low

is low.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

Terminal Functions (Continued)

TERMINAL

NAME

EMU0 I/O/Z

EMU1/OFF I/O/Z

†

I = input, O = output, Z = high impedance, S = supply

‡

†

TEST PINS (CONTINUED)

Emulator 0 pin. When TRST is driven low, EMU0 must be high for activation of the OFF condition. When TRST is driven high, EMU0 is used as an interrupt to or from the emulator system and is defined as input/output by way of the IEEE standard 1149.1 scan system.

Emulator 1 pin/disable all outputs. When TRST is driven high, EMU1/OFF is used as an interrupt to or from the emulator system and is defined as input/output by way of the IEEE standard 1149.1 scan system. When TRST is driven low, EMU1/OFF is configured as OFF. The EMU1/OFF signal, when active low, puts all output drivers into the high-impedance state. Note that OFF multiprocessing applications). The OFF TRST

= low EMU0 = high EMU1/OFF

= low

DESCRIPTIONTYPE

is used exclusively for testing and emulation purposes (not for

feature is selected by the following pin combinations:

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

memory

The ’5402 device provides both on-chip ROM and RAM memories to aid in system performance and integration.

on-chip ROM with bootloader

The ’5402 features a 4K-word ×16-bit on-chip maskable ROM. Customers can arrange to have the ROM of the ’5402 programmed with contents unique to any particular application. A security option is available to protect a custom ROM. This security option is described in the

Volume 1

(literature number SPRU131). Note that only the ROM security option, and not the ROM/RAM option,

is available on the ’5402 . A bootloader is available in the standard ’5402 on-chip ROM. This bootloader can be used to automatically

transfer user code from an external source to anywhere in the program memory at power up. If the MP/MC pin is sampled low during a hardware reset, execution begins at location FF80h of the on-chip ROM. This location contains a branch instruction to the start of the bootloader program. The standard ’5402 bootloader provides different ways to download the code to accomodate various system requirements:

D Parallel from 8-bit or 16-bit-wide EPROM D Parallel from I/O space 8-bit or 16-bit mode D Serial boot from serial ports 8-bit or 16-bit mode D Host-port interface boot

TMS320C54x DSP CPU and Peripherals Reference Set,

The standard on-chip ROM layout is shown in Table 1.

Table 1. Standard On-Chip ROM Layout

ADDRESS RANGE DESCRIPTION

F000h – F7FFh Reserved

F800h – FBFFh Bootloader FC00h – FCFFh µ-law expansion table FD00h – FDFFh A-law expansion table FE00h – FEFFh Sine look-up table

FF00h – FF7Fh Reserved

FF80h – FFFFh Interrupt vector table

†

In the ’VC5402 ROM, 128 words are reserved for factory device-testing purposes. Application code to be implemented in on-chip ROM must reserve these 128 words at addresses FF00h–FF7Fh in program space.

†

on-chip RAM

The ’5402 device contains 16K × 16-bit of on-chip dual-access RAM (DARAM). The DARAM is composed of two blocks of 8K words each. Each block in the DARAM can support two reads in one cycle, or a read and a write in one cycle. The DARAM is located in the address range 0060h–3FFFh in data space, and can be mapped into program/data space by setting the OVLY bit to one.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

memory map

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

Page 0 Program

Hex

0000

Reserved

(OVLY = 1)

External

(OVLY = 0)

007F

0080

On-Chip DARAM

(OVLY = 1)

External

(OVLY = 0)

3FFF

4000

External

FF7F

FF80

FFFF

Interrupts (External)

MP/MC= 1

(Microprocessor Mode)

Page 0 Program

Hex

0000

007F 0080

3FFF

4000

EFFF

F000

FEFF

FF00 FF7F

FF80

FFFF

Reserved

(OVLY = 1)

External

(OVLY = 0)

On-Chip DARAM

(OVLY = 1)

External

(OVLY = 0)

External

On-Chip ROM

(4K x 16-bit)

Reserved

Interrupts (On-Chip)

MP/MC

(Microcomputer Mode)

= 0

Hex

0000

005F 0060

007F

0080

On-Chip DARAM

3FFF

4000

EFFF

F000

ROM (DROM=1)

FEFF

FF00

FFFF

Data

Memory Mapped

Registers

Scratch-Pad

RAM

(16K x 16-bit)

External

or External

(DROM=0)

Reserved

(DROM=1)

or External

(DROM=0)

Figure 1. Memory Map

relocatable interrupt vector table

The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft — meaning that the processor, when taking the trap, loads the program counter (PC) with the trap address and executes the code at the vector location. Four words are reserved at each vector location to accommodate a delayed branch instruction, either two 1-word instructions or one 2-word instruction, which allows branching to the appropriate interrupt service routine with minimal overhead.

At device reset, the reset, interrupt, and trap vectors are mapped to address FF80h in program space. However, these vectors can be remapped to the beginning of any 128-word page in program space after device reset. This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register with the appropriate 128-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped to the new 128-word page.

NOTE: The hardware reset (RS

) vector cannot be remapped because a hardware reset loads the IPTR

with 1s. Therefore, the reset vector is always fetched at location FF80h in program space.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

extended program memory

The ’5402 uses a paged extended memory scheme in program space to allow access of up to 1024K program memory locations. In order to implement this scheme, the ’5402 includes several features that are also present on the ’548/’549 devices:

D Twenty address lines, instead of sixteen D An extra memory-mapped register, the XPC register, defines the page selection. This register is

memory-mapped into data space to address 001Eh. At a hardware reset, the XPC is initialized to 0.

D Six extra instructions for addressing extended program space. These six instructions affect the XPC.

–

FB[D]

pmad (20 bits) – Far branch

–

FBACC[D]

accumulator B

Accu[19:0] – Far branch to the location specified by the value in accumulator A or

FCALL[D]

– –

FCALA[D]

–

FRET[D] FRETE[D]

–

pmad (20 bits) – Far call

Accu[19:0] – Far call to the location specified by the value in accumulator A or accumulator B

– Far return

– Far return with interrupts enabled

D In addition to these new instructions, two ’54x instructions are extended to use 20 bits in the ’5402:

– READA data_memory (using 20-bit accumulator address) – WRITA data_memory (using 20-bit accumulator address)

All other instructions, software interrupts and hardware interrupts do not modify the XPC register and access only memory within the current page.

Program memory in the ’5402 is organized into 16 pages that are each 64K in length, as shown in Figure 2.

0 0000 1 0000

1 3FFF

1 4000

Page 0

64K

Words{

Page 1

Lower

16K}

External

Page 1

Upper

48K

External

2 0000

2 3FFF

2 4000

Page 2

Lower

16K}

External

Page 2

Upper

48K

External

. . . . . .

. . .

F 0000

F 3FFF

F 4000

Page 15

Lower

16K}

External

Page 15

Upper

48K

External

0 FFFF

†

See Figure 1

‡

The lower 16K words of pages 1 through 15 are available only when the OVLY bit is cleared to 0. If the OVLY bit is set to 1, the on-chip RAM is mapped to the lower 16K words of all program space pages.

1 FFFF

2 FFFF

. . .

F FFFF

Figure 2. Extended Program Memory

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

on-chip peripherals

The ’5402 device has the following peripherals:

D Software-programmable wait-state generator with programmable bank-switching wait states D An enhanced 8-bit host-port interface (HPI8) D Two multichannel buffered serial ports (McBSPs) D Two hardware timers D A clock generator with a phase-locked loop (PLL) D A direct memory access (DMA) controller

software-programmable wait-state generator

The software wait-state generator of the ’5402 can extend external bus cycles by up to fourteen machine cycles. Devices that require more than fourteen wait states can be interfaced using the hardware READY line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state generator are automatically disabled. Disabling the wait-state generator clocks reduces the power comsumption of the ’5402.

The software wait-state register (SWWSR) controls the operation of the wait-state generator. The 14 LSBs of the SWWSR specify the number of wait states (0 to 7) to be inserted for external memory accesses to five separate address ranges. This allows a different number of wait states for each of the five address ranges. Additionally, the software wait-state multiplier (SWSM) bit of the software wait-state control register (SWCR) defines a multiplication factor of 1 or 2 for the number of wait states. At reset, the wait-state generator is initialized to provide seven wait states on all external memory accesses. The SWWSR bit fields are shown in Figure 3 and described in Table 2.

14 12 11 9 8 6 5 3 2 015

XPA I/O Data Data Program Program

R/W-1 11R/W-0 R/W-1 11 R/W-111 R/W-111 R/W-111

LEGEND: R=Read, W=Write, 0=V alue after reset

Figure 3. Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

RESET

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

software-programmable wait-state generator (continued)

Table 2. Software Wait-State Register (SWWSR) Bit Fields

BIT

NO. NAME

15 XPA 0

14–12 I/O 1

11–9 Data 1

8–6 Data 1

5–3 Program 1

2–0 Program 1

RESET VALUE

FUNCTION

Extended program address control bit. XP A is used in conjunction with the program space fields (bits 0 through 5) to select the address range for program space wait states.

I/O space. The field value (0–7) corresponds to the base number of wait states for I/O space accesses within addresses 0000–FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.

Upper data space. The field value (0–7) corresponds to the base number of wait states for external data space accesses within addresses 8000–FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.

Lower data space. The field value (0–7) corresponds to the base number of wait states for external data space accesses within addresses 0000–7FFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.

Upper program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses:

- XPA = 0: x8000 – xFFFFh

- XPA = 1: The upper program space bit field has no effect on wait states.

The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.

Program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses:

- XPA = 0: x0000–x7FFFh

- XPA = 1: 00000–FFFFFh

The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.

The software wait-state multiplier bit of the software wait-state control register (SWCR) is used to extend the base number of wait states selected by the SWWSR. The SWCR bit fields are shown in Figure 4 and described in Table 3.

115

Reserved

R/W-0

LEGEND: R = Read, W = Write

SWSM

R/W-0

Figure 4. Software Wait-State Control Register (SWCR) [MMR Address 002Bh]

Table 3. Software Wait-State Control Register (SWCR) Bit Fields

NO. NAME

15–1 Reserved 0

0 SWSM 0

RESET VALUE

FUNCTION

These bits are reserved and are unaffected by writes. Software wait-state multiplier . Used to multiply the number of wait states defined in the SWWSR by a factor

of 1 or 2.

- SWSM = 0: wait-state base values are unchanged (multiplied by 1).

- SWSM = 1: wait-state base values are mulitplied by 2 for a maximum of 14 wait states.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

RESET

FUNCTION

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

programmable bank-switching wait states

The programmable bank-switching logic of the ’5402 is functionally equivalent to that of the ’548/’549 devices. This feature automatically inserts one cycle when accesses cross memory-bank boundaries within program or data memory space. A bank-switching wait state can also be automatically inserted when accesses cross the data space boundary into program space.

The bank-switching control register (BSCR) defines the bank size for bank-switching wait states. Figure 5 shows the BSCR and its bits are described in Table 4.

12 11 3 2 115

BNKCMP PS-DS Reserved HBH

LEGEND: R = Read, W = Write

Figure 5. Bank-Switching Control Register (BSCR), MMR Address 0029h

Table 4. Bank-Switching Control Register (BSCR) Fields

BIT

NO. NAME

15–12 BNKCMP 1111

11 PS - DS 1

10–3 Reserved 0 These bits are reserved and are unaffected by writes.

2 HBH 0

1 BH 0

0 EXIO 0

RESET VALUE

Bank compare. Determines the external memory-bank size. BNKCMP is used to mask the four MSBs of an address. For example, if BNKCMP = 1111b, the four MSBs (bits 12–15) are compared, resulting in a bank size of 4K words. Bank sizes of 4K words to 64K words are allowed.

Program read – data read access. Inserts an extra cycle between consecutive accesses of program read and data read or data read and program read. PS-DS = 0 No extra cycles are inserted by this feature. PS-DS = 1 One extra cycle is inserted between consecutive data and program reads.

HPI Bus holder. Controls the HPI bus holder feature. HBH is cleared to 0 at reset. HBH = 0 The bus holder is disabled. HBH = 1 The bus holder is enabled. When not driven, the HPI data bus (HD[7:0]) is held in the

previous logic level.

Bus holder. Controls the data bus holder feature. BH is cleared to 0 at reset. BH = 0 The bus holder is disabled. BH = 1 The bus holder is enabled. When not driven, the data bus (D[15:0]) is held in the

previous logic level.

External bus interface off. The EXIO bit controls the external bus-off function. EXIO = 0 The external bus interface functions as usual. EXIO = 1 The address bus, data bus, and control signals become inactive after completing the

current bus cycle. Note that the DROM, MP/MC, and OVLY bits in the PMST and the HM bit of ST1 cannot be modified when the interface is disabled.

010

R/W-0R-0R/W-1R/W-1111

EXIO R/W-0R/W-0

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

parallel I/O ports

The ’5402 has a total of 64K I/O ports. These ports can be addressed by the PORTR instruction or the PORTW instruction. The IS with external devices through the I/O ports while requiring minimal off-chip address-decoding circuits.

enhanced 8-bit host-port interface

The ’5402 host-port interface, also referred to as the HPI8, is an enhanced version of the standard 8-bit HPI found on earlier ’54x DSPs (’542, ’545, ’548, and ’549). The HPI8 is an 8-bit parallel port for interprocessor communication. The features of the HPI8 include:

Standard features:

D Sequential transfers (with autoincrement) or random-access transfers D Host interrupt and ’54x interrupt capability D Multiple data strobes and control pins for interface flexibility

Enhanced features of the ’5402 HPI8:

D Access to entire on-chip RAM through DMA bus D Capability to continue transferring during emulation stop

The HPI8 functions as a slave and enables the host processor to access the on-chip memory of the ’5402. A major enhancement to the ’5402 HPI over previous versions is that it allows host access to the entire on-chip memory range of the DSP. The HPI8 memory map is identical to that of the DMA controller shown in Figure 6. The host and the DSP both have access to the on-chip RAM at all times and host accesses are always synchronized to the DSP clock. If the host and the DSP contend for access to the same location, the host has priority , and the DSP waits for one HPI8 cycle. Note that since host accesses are always synchronized to the ’5402 clock, an active input clock (CLKIN) is required for HPI8 accesses during IDLE states, and host accesses are not allowed while the ’5402 reset pin is asserted.

signal indicates a read/write operation through an I/O port. The ’5402 can interface easily

The HPI8 interface consists of an 8-bit bidirectional data bus and various control signals. Sixteen-bit transfers are accomplished in two parts with the HBIL input designating high or low byte. The host communicates with the HPI8 through three dedicated registers — HPI address register (HPIA), HPI data register (HPID), and an HPI control register (HPIC). The HPIA and HPID registers are only accessible by the host, and the HPIC register is accessible by both the host and the ’5402.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

multichannel buffered serial ports

The ’5402 device includes two high-speed, full-duplex multichannel buffered serial ports (McBSPs) that allow direct interface to other ’C54x/’LC54x devices, codecs, and other devices in a system. The McBSPs are based on the standard serial port interface found on other ’54x devices. Like its predecessors, the McBSP provides:

D Full-duplex communication D Double-buffered data registers, which allow a continuous data stream D Independent framing and clocking for receive and transmit

In addition, the McBSP has the following capabilities:

D Direct interface to:

– T1/E1 framers – MVIP switching compatible and ST-BUS compliant devices – IOM-2 compliant devices – Serial peripheral interface devices

D Multichannel transmit and receive of up to 128 channels D A wide selection of data sizes including 8, 12, 16, 20, 24, or 32 bits D µ-law and A-law companding D Programmable polarity for both frame synchronization and data clocks D Programmable internal clock and frame generation

The McBSPs consist of separate transmit and receive channels that operate independently. The external interface of each McBSP consists of the following pins:

D BCLKX Transmit reference clock D BDX Transmit data D BFSX Transmit frame synchronization D BCLKR Receive reference clock D BDR Receive data D BFSR Receive frame synchronization

The six pins listed are functionally equivalent to previous serial port interface pins in the ’C5000 family of DSPs. On the transmitter, transmit frame synchronization and clocking are indicated by the BFSX and BCLKX pins, respectively . The CPU or DMA can initiate transmission of data by writing to the data transmit register (DXR). Data written to DXR is shifted out on the BDX pin through a transmit shift register (XSR). This structure allows DXR to be loaded with the next word to be sent while the transmission of the current word is in progress.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

multichannel buffered serial ports (continued)

On the receiver, receive frame synchronization and clocking are indicated by the BFSR and BCLKR pins, respectively . The CPU or DMA can read received data from the data receive register (DRR). Data received on the BDR pin is shifted into a receive shift register (RSR) and then buffered in the receive buffer register (RBR). If the DRR is empty, the RBR contents are copied into the DRR. If not, the RBR holds the data until the DRR is available. This structure allows storage of the two previous words while the reception of the current word is in progress.

The CPU and DMA can move data to and from the McBSPs and can synchronize transfers based on McBSP interrupts, event signals, and status flags. The DMA is capable of handling data movement between the McBSPs and memory with no intervention from the CPU.

In addition to the standard serial port functions, the McBSP provides programmable clock and frame synchronization signals. The programmable functions include:

D Frame synchronization pulse width D Frame period D Frame synchronization delay D Clock reference (internal vs. external) D Clock division D Clock and frame synchronization polarity

The on-chip companding hardware allows compression and expansion of data in either µ-law or A-law format. When companding is used, transmit data is encoded according to specified companding law and received data is decoded to 2s complement format.

The McBSP allows the multiple channels to be independently selected for the transmitter and receiver. When multiple channels are selected, each frame represents a time-division multiplexed (TDM) data stream. In using TDM data streams, the CPU may only need to process a few of them. Thus, to save memory and bus bandwidth, multichannel selection allows independent enabling of particular channels for transmission and reception. Up to 32 channels in a stream of up to 128 channels can be enabled.

The clock-stop mode (CLKSTP) in the McBSP provides compatibility with the serial peripheral interface (SPI) protocol. The word sizes supported by the McBSP are programmable for 8-, 12-, 16-, 20-, 24-, or 32-bit operation. When the McBSP is configured to operate in SPI mode, both the transmitter and the receiver operate together as a master or as a slave.

The McBSP is fully static and operates at arbitrarily low clock frequencies. The maximum frequency is CPU clock frequency divided by 2.

hardware timer

The ’5402 device features two 16-bit timing circuits with 4-bit prescalers. The main counter of each timer is decremented by one every CLKOUT cycle. Each time the counter decrements to 0, a timer interrupt is generated. The timers can be stopped, restarted, reset, or disabled by specific control bits.

clock generator

The clock generator provides clocks to the ’5402 device, and consists of an internal oscillator and a phase-locked loop (PLL) circuit. The clock generator requires a reference clock input, which can be provided by using a crystal resonator with the internal oscillator, or from an external clock source.

NOTE:All revisions of the ’5402 can be operated with an external clock source, provided that the proper voltage

levels be driven on the X2/CLKIN pin. It should be noted that the X2/CLKIN pin is referenced to the device 1.8V power supply (CVdd), rather than the 3V I/O supply (DVdd). Refer to the recommended operating conditions section of this document for the allowable voltage levels of the X2/CLKIN pin.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

CLKMD1

CLKMD2

CLKMD3

CLOCK MODE

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

clock generator (continued)

The reference clock input is then divided by two (DIV mode) to generate clocks for the ’5402 device, or the PLL circuit can be used (PLL mode) to generate the device clock by multiplying the reference clock frequency by a scale factor, allowing use of a clock source with a lower frequency than that of the CPU.The PLL is an adaptive circuit that, once synchronized, locks onto and tracks an input clock signal.

When the PLL is initially started, it enters a transitional mode during which the PLL acquires lock with the input signal. Once the PLL is locked, it continues to track and maintain synchronization with the input signal. Then, other internal clock circuitry allows the synthesis of new clock frequencies for use as master clock for the ’5402 device.

This clock generator allows system designers to select the clock source. The sources that drive the clock generator are:

D A crystal resonator circuit. The crystal resonator circuit is connected across the X1 and X2/CLKIN pins of

the ’5402 to enable the internal oscillator.

D An external clock. The external clock source is directly connected to the X2/CLKIN pin, and X1 is left

unconnected.

NOTE: All revisions of the ’5402 can be operated with an external clock source, provided that the proper voltage

The software-programmable PLL features a high level of flexibility, and includes a clock scaler that provides various clock multiplier ratios, capability to directly enable and disable the PLL, and a PLL lock timer that can be used to delay switching to PLL clocking mode of the device until lock is achieved.Devices that have a built-in software-programmable PLL can be configured in one of two clock modes:

D PLL mode. The input clock (X2/CLKIN) is multiplied by 1 of 31 possible ratios. These ratios are achieved

using the PLL circuitry.

D DIV (divider) mode. The input clock is divided by 2 or 4. Note that when DIV mode is used, the PLL can be

completely disabled in order to minimize power dissipation.

The software-programmable PLL is controlled using the 16-bit memory-mapped (address 0058h) clock mode register (CLKMD). The CLKMD register is used to define the configuration of the PLL clock module. Upon reset, the CLKMD register is initialized with a predetermined value dependent only upon the state of the CLKMD1 – CLKMD3 pins as shown in Table 5.

Table 5. Clock Mode Settings at Reset

CLKMD1 CLKMD2 CLKMD3

0 0 0 E007h PLL x 15 0 0 1 9007h PLL x 10

0 1 0 4007h PLL x 5 1 0 0 1007h PLL x 2 1 1 0 F007h PLL x 1 1 1 1 0000h 1/2 (PLL disabled) 1 0 1 F000h 1/4 (PLL disabled) 0 1 1 — Reserved (bypass mode)

CLKMD

RESET VALUE

CLOCK MODE

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

DMA controller

The ’5402 direct memory access (DMA) controller transfers data between points in the memory map without intervention by the CPU. The DMA controller allows movements of data to and from internal program/data memory or internal peripherals (such as the McBSPs) to occur in the background of CPU operation. The DMA has six independent programmable channels allowing six different contexts for DMA operation.

features

The DMA has the following features:

D The DMA operates independently of the CPU. D The DMA has six channels. The DMA can keep track of the contexts of six independent block transfers. D The DMA has higher priority than the CPU for internal accesses. D Each channel has independently programmable priorities. D Each channel’s source and destination address registers can have configurable indexes through memory

on each read and write transfer, respectively. The address may remain constant, be post-incremented, post-decremented, or be adjusted by a programmable value.

D Each read or write transfer may be initialized by selected events. D Upon completion of a half-block or an entire-block transfer, each DMA channel may send an interrupt to the

CPU.

D The DMA can perform double-word transfers (a 32-bit transfer of two 16-bit words).

DMA memory map

The DMA memory map is shown in Figure 6 to allow DMA transfers to be unaffected by the status of the MPMC, DROM, and OVLY bits.

Hex

0000

001F

0020

0023 0024

005F 0060

007F

0080

3FFF

4000

Reserved

McBSP

Registers

Reserved

Scratch-Pad

RAM

(16K x 16-bit)

On-Chip DARAM

Reserved

FFFF

Figure 6. ’5402 DMA Memory Map

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

DMA priority level

Each DMA channel can be independently assigned high priority or low priority relative to each other. Multiple DMA channels that are assigned to the same priority level are handled in a round-robin manner.

DMA source/destination address modification

The DMA provides flexible address-indexing modes for easy implementation of data management schemes such as autobuffering and circular buffers. Source and destination addresses can be indexed separately and can be post-incremented, post-decremented, or post-incremented with a specified index offset.

DMA in autoinitialization mode

The DMA can automatically reinitialize itself after completion of a block transfer. Some of the DMA registers can be preloaded for the next block transfer through the DMA global reload registers (DMGSA, DMGDA, and DMGCR). Autoinitialization allows:

D Continuous operation: Normally, the CPU would have to reinitialize the DMA immediately after the

completion of the current block transfer; but with the global reload registers, it can reinitialize these values for the next block transfer any time after the current block transfer begins.

D Repetitive operation: The CPU does not preload the global reload register with new values for each block

transfer but only loads them on the first block transfer.

DMA transfer counting

The DMA channel element count register (DMCTRx) and the frame count register (DMSFCx) contain bit fields that represent the number of frames and the number of elements per frame to be transferred.

D Frame count. This 8-bit value defines the total number of frames in the block transfer. The maximum number

of frames per block transfer is 128 (FRAME COUNT= 0ffh). The counter is decremented upon the last read transfer in a frame transfer. Once the last frame is transferred, the selected 8-bit counter is reloaded with the DMA global frame reload register (DMGFR) if the AUTOINIT bit is set to 1. A frame count of 0 (default value) means the block transfer contains a single frame.

D Element count. This 16-bit value defines the number of elements per frame. This counter is decremented

after the read transfer of each element. The maximum number of elements per frame is 65536 (DMCTRn = 0FFFFh). In autoinitialization mode, once the last frame is transferred, the counter is reloaded with the DMA global count reload register (DMGCR).

DMA transfers in double-word mode

Double-word mode allows the DMA to transfer 32-bit words in any index mode. In double-word mode, two consecutive 16-bit transfers are initiated and the source and destination addresses are automatically updated following each transfer. In this mode, each 32-bit word is considered to be one element.

DMA channel index registers

The particular DMA channel index register is selected by way of the SIND and DIND field in the DMA mode control register (DMMCRx). Unlike basic address adjustment, in conjunction with the frame index DMFRI0 and DMFRI1, the DMA allows different adjustment amounts depending on whether or not the element transfer is the last in the current frame. The normal adjustment value (element index) is contained in the element index registers DMIDX0 and DMIDX1. The adjustment value (frame index) for the end of the frame, is determined by the selected DMA frame index register, either DMFRI0 or DMFRI1.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

DMA channel index registers (continued)

The element index and the frame index affect address adjustment as follows:

D Element index: For all except the last transfer in the frame, the element index determines the amount to be

added to the DMA channel for the source/destination address register (DMSRCx/DMDSTx) as selected by the SIND/DIND bits.

D Frame index: If the transfer is the last in a frame, the frame index is used for address adjustment as selected

by the SIND/DIND bits. This occurs in both single-frame and multi-frame transfer.

DMA interrupts

The ability of the DMA to interrupt the CPU based on the status of the data transfer is configurable and is determined by the IMOD and DINM bits in the DMA channel mode control register (DMMCRn). The available modes are shown in Table 6.

Table 6. DMA Interrupts

MODE DINM IMOD INTERRUPT

ABU (non-decrement) 1 0 At full buffer only ABU (non-decrement) 1 1 At half buffer and full buffer Multi-Frame 1 0 At block transfer complete (DMCTRn = DMSEFCn[7:0] = 0) Multi-Frame 1 1 At end of frame and end of block (DMCTRn = 0) Either 0 X No interrupt generated Either 0 X No interrupt generated

DMA controller synchronization events

The transfers associated with each DMA channel can be synchronized to one of several events. The DSYN bit field of the DMA channel x sync select and frame count (DMSFCx) register selects the synchronization event for a channel. The list of possible events and the DSYN values are shown in Table 7.

Table 7. DMA Synchronization Events

DSYN VALUE DMA SYNCHRONIZATION EVENT

0000b No synchronization used 0001b McBSP0 receive event 0010b McBSP0 transmit event

0011–0100b Reserved

0101b McBSP1 receive event 0110b McBSP1 transmit event

0111b–0110b Reserved

1101b Timer0 interrupt 1110b External interrupt 3 1111b Timer1 interrupt

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

DMA channel interrupt selection

The DMA controller can generate a CPU interrupt for each of the six channels. However, the interrupt sources for channels 0,1, 2, and 3 are multiplexed with other interrupt sources. DMA channels 2 and 3 share an interrupt line with the receive and transmit portions of McBSP1 (IMR/IFR bits 10 and 1 1), and DMA channel 1 shares an interrupt line with timer 1 (IMR/IFR bit 7). The interrupt source for DMA channel 0 is shared with a reserved interrupt source. When the ’5402 is reset, the interrupts from these four DMA channels are deselected. The INTSEL bit field in the DMA channel priority and enable control (DMPREC) register can be used to select these interrupts, as shown in Table 8.

Table 8. DMA Channel Interrupt Selection

INTSEL Value IMR/IFR[6] IMR/IFR[7] IMR/IFR[10] IMR/IFR[11]

00b (reset) Reserved TINT1 BRINT1 BXINT1

01b Reserved TINT1 DMAC2 DMAC3

10b DMAC0 DMAC1 DMAC2 DMAC3

11b Reserved

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

memory-mapped registers

The ’5402 has 27 memory-mapped CPU registers, which are mapped in data memory space addresses 0h to 1Fh. Table 9 gives a list of CPU memory-mapped registers (MMRs) available on ’5402. The device also has a set of memory-mapped registers associated with peripherals. Table 10, Table 11, and Table 12 show additional peripheral MMRs associated with the ’5402.

Table 9. CPU Memory-Mapped Registers

NAME

IMR 0 0 Interrupt mask register IFR 1 1 Interrupt flag register – 2–5 2–5 Reserved for testing ST0 6 6 Status register 0 ST1 7 7 Status register 1 AL 8 8 Accumulator A low word (15–0) AH 9 9 Accumulator A high word (31–16) AG 10 A Accumulator A guard bits (39–32) BL 11 B Accumulator B low word (15–0) BH 12 C Accumulator B high word (31–16) BG 13 D Accumulator B guard bits (39–32) TREG 14 E Temporary register TRN 15 F Transition register AR0 16 10 Auxiliary register 0 AR1 17 11 Auxiliary register 1 AR2 18 12 Auxiliary register 2 AR3 19 13 Auxiliary register 3 AR4 20 14 Auxiliary register 4 AR5 21 15 Auxiliary register 5 AR6 22 16 Auxiliary register 6 AR7 23 17 Auxiliary register 7 SP 24 18 Stack pointer register BK 25 19 Circular buffer size register BRC 26 1A Block repeat counter RSA 27 1B Block repeat start address REA 28 1C Block repeat end address PMST 29 1D Processor mode status (PMST) register XPC 30 1E Extended program page register – 31 1F Reserved

ADDRESS

DEC HEX

DESCRIPTION

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

memory-mapped registers (continued)

Table 10. Peripheral Memory-Mapped Registers

NAME ADDRESS DESCRIPTION TYPE

DRR20 20h DRR10 21h DXR20 22h DXR10 23h TIM 24h PRD 25h TCR 26h – 27h Reserved SWWSR 28h BSCR 29h – 2Ah Reserved SWCR 2Bh HPIC 2Ch – 2Dh–2Fh Reserved TIM1 30h PRD1 31h TCR1 32h – 33h–37h Reserved SPSA0 SPSD0 – 3Ah–3Bh Reserved GPIOCR GPIOSR – 3Eh–3Fh Reserved DRR21 40h DRR11 41h DXR21 42h DXR11 43h – 44h–47h Reserved SPSA1 48h SPSD1 – 4Ah–53h Reserved DMPREC 54h DMSA 55h DMSDI DMSDN CLKMD – 59h–5Fh Reserved

†

See Table 11 for a detailed description of the McBSP control registers and their sub-addresses.

‡

See Table 12 for a detailed description of the DMA subbank addressed registers.

38h 39h

3Ch 3Dh

49h

56h 57h 58h

McBSP0 data receive register 2 McBSP #0 McBSP0 data receive register 1 McBSP #0 McBSP0 data transmit register 2 McBSP #0 McBSP0 data transmit register 1 McBSP #0 Timer0 register Timer0 Timer0 period counter Timer0 Timer0 control register Timer0

Software wait-state register External Bus Bank-switching control register External Bus

Software wait-state control register External Bus HPI control register HPI

Timer1 register Timer1 Timer1 period counter Timer1 Timer1 control register Timer1

McBSP0 subbank address register McBSP0 subbank data register

General-purpose I/O pins control register General-purpose I/O pins status register

McBSP1 data receive register 2 McBSP #1 McBSP1 data receive register 1 McBSP #1 McBSP1 data transmit register 2 McBSP #1 McBSP1 data transmit register 1 McBSP #1

McBSP1 subbank address register McBSP1 subbank data register

DMA channel priority and enable control register DMA DMA subbank address register DMA subbank data register with autoincrement DMA subbank data register Clock mode register

†

‡

TMS320VC5402

McBSP #0 McBSP #0

GPIO GPIO

McBSP #1 McBSP #1

DMA DMA DMA

PLL

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

McBSP control registers and subaddresses

The control registers for the multichannel buffered serial port (McBSP) are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The serial port subbank address (SPSA) register is used as a pointer to select a particular register within the subbank. The serial port subbank data (SPSD) register is used to access (read or write) the selected register. Table 11 shows the McBSP control registers and their corresponding sub-addresses.

Table 11. McBSP Control Registers and Subaddresses

McBSP0 McBSP1

NAME ADDRESS NAME ADDRESS

SPCR10 SPCR20

RCR10 RCR20

XCR10

XCR20 SRGR10 SRGR20

MCR10

MCR20 RCERA0 RCERB0 XCERA0 XCERB0

PCR0

39h 39h 39h 39h 39h 39h 39h 39h 39h 39h 39h 39h 39h 39h 39h

SPCR11

SPCR21

RCR11 RCR21 XCR11

XCR21 SRGR11 SRGR21

MCR11

MCR21 RCERA1 RCERB1

XCERA1 XCERB1

PCR1

49h 49h 49h 49h 49h 49h 49h 49h 49h 49h 49h 49h 49h 49h 49h

SUB-

ADDRESS

00h 01h 02h 03h 04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh

DESCRIPTION

Serial port control register 1 Serial port control register 2 Receive control register 1 Receive control register 2 Transmit control register 1 Transmit control register 2 Sample rate generator register 1 Sample rate generator register 2 Multichannel register 1 Multichannel register 2 Receive channel enable register partition A Receive channel enable register partition B Transmit channel enable register partition A Transmit channel enable register partition B Pin control register

DMA subbank addressed registers

The direct memory access (DMA) controller has several control registers associated with it. The main control register (DMPREC) is a standard memory-mapped register. However, the other registers are accessed using the subbank addressing scheme. This allows a set or subbank of registers to be accessed through a single memory location. The DMA subbank address (DMSA) register is used as a pointer to select a particular register within the subbank, while the DMA subbank data (DMSDN) register or the DMA subbank data register with autoincrement (DMSDI) is used to access (read or write) the selected register.

When the DMSDI register is used to access the subbank, the subbank address is automatically post-incremented so that a subsequent access affects the next register within the subbank. This autoincrement feature is intended for efficient, successive accesses to several control registers. If the autoincrement feature is not required, the DMSDN register should be used to access the subbank. T able 12 shows the DMA controller subbank addressed registers and their corresponding subaddresses.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

DMA subbank addressed registers (continued)

Table 12. DMA Subbank Addressed Registers

DMA

NAME ADDRESS

DMSRC0 56h/57h DMDST0 56h/57h DMCTR0 56h/57h DMSFC0 DMMCR0 DMSRC1 DMDST1 DMCTR1 DMSFC1 DMMCR1 DMSRC2 DMDST2 DMCTR2 DMSFC2 DMMCR2 DMSRC3 DMDST3 DMCTR3 DMSFC3 DMMCR3 DMSRC4 DMDST4 DMCTR4 DMSFC4 DMMCR4 DMSRC5 DMDST5 DMCTR5 DMSFC5 DMMCR5 DMSRCP DMDSTP DMIDX0 DMIDX1 DMFRI0 DMFRI1 DMGSA DMGDA DMGCR DMGFR

56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h 56h/57h

SUB-

ADDRESS

00h DMA channel 0 source address register 01h DMA channel 0 destination address register 02h DMA channel 0 element count register 03h 04h 05h 06h 07h 08h 09h 0Ah

0Bh 0Ch 0Dh

0Eh

0Fh

10h

11h

12h

13h

14h

15h

16h

17h

18h

19h

1Ah

1Bh 1Ch 1Dh

1Eh

1Fh

20h

21h

22h

23h

24h

25h

26h

27h

DMA channel 0 sync select and frame count register DMA channel 0 transfer mode control register DMA channel 1 source address register DMA channel 1 destination address register DMA channel 1 element count register DMA channel 1 sync select and frame count register DMA channel 1 transfer mode control register DMA channel 2 source address register DMA channel 2 destination address register DMA channel 2 element count register DMA channel 2 sync select and frame count register DMA channel 2 transfer mode control register DMA channel 3 source address register DMA channel 3 destination address register DMA channel 3 element count register DMA channel 3 sync select and frame count register DMA channel 3 transfer mode control register DMA channel 4 source address register DMA channel 4 destination address register DMA channel 4 element count register DMA channel 4 sync select and frame count register DMA channel 4 transfer mode control register DMA channel 5 source address register DMA channel 5 destination address register DMA channel 5 element count register DMA channel 5 sync select and frame count register DMA channel 5 transfer mode control register DMA source program page address (common channel) DMA destination program page address (common channel) DMA element index address register 0 DMA element index address register 1 DMA frame index register 0 DMA frame index register 1 DMA global source address reload register DMA global destination address reload register DMA global count reload register DMA global frame count reload register

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

DESCRIPTION

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

interrupts

Vector-relative locations and priorities for all internal and external interrupts are shown in Table 13.

Table 13. Interrupt Locations and Priorities

NAME

RS, SINTR 0 00 1 Reset (hardware and software reset) NMI, SINT16 4 04 2 Nonmaskable interrupt SINT17 8 08 — Software interrupt #17 SINT18 12 0C — Software interrupt #18 SINT19 16 10 — Software interrupt #19 SINT20 20 14 — Software interrupt #20 SINT21 24 18 — Software interrupt #21 SINT22 28 1C — Software interrupt #22 SINT23 32 20 — Software interrupt #23 SINT24 36 24 — Software interrupt #24 SINT25 40 28 — Software interrupt #25 SINT26 44 2C — Software interrupt #26 SINT27 48 30 — Software interrupt #27 SINT28 52 34 — Software interrupt #28 SINT29 56 38 — Software interrupt #29 SINT30 60 3C — Software interrupt #30 INT0, SINT0 64 40 3 External user interrupt #0 INT1, SINT1 68 44 4 External user interrupt #1 INT2, SINT2 72 48 5 External user interrupt #2 TINT0, SINT3 76 4C 6 Timer0 interrupt BRINT0, SINT4 80 50 7 McBSP #0 receive interrupt BXINT0, SINT5 84 54 8 McBSP #0 transmit interrupt

Reserved(DMAC0), SINT6 88 58 9

TINT1(DMAC1), SINT7 92 5C 10

INT3, SINT8 96 60 11 External user interrupt #3 HPINT, SINT9 100 64 12 HPI interrupt

BRINT1(DMAC2), SINT10 104 68 13

BXINT1(DMAC3), SINT11 108 6C 14

DMAC4,SINT12 112 70 15 DMA channel 4 interrupt DMAC5,SINT13 116 74 16 DMA channel 5 interrupt Reserved 120–127 78–7F — Reserved

LOCATION

DECIMAL HEX

PRIORITY FUNCTION

Reserved (default) or DMA channel 0 interrupt. The selection is made in the DMPREC register.

Timer1 interrupt (default) or DMA channel 1 interrupt. The selection is made in the DMPREC register.

McBSP #1 receive interrupt (default) or DMA channel 2 interrupt. The selection is made in the DMPREC register.

McBSP #1 transmit interrupt (default) or DMA channel 3 interrupt. The selection is made in the DMPREC register.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

interrupts (continued)

The bits of the interrupt flag register (IFR) and interrupt mask register (IMR) are arranged as shown in Figure 7.

15–14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RES DMAC5 DMAC4 BXINT1

DMAC3

BRINT1

DMAC2

HPINT INT3 TINT1

DMAC1

RES

DMAC0

BXINT0 BRINT0 TINT0 INT2 INT1 INT0

Figure 7. IFR and IMR Registers

Table 14. IFR and IMR Register Bit Fields

BIT

NUMBER NAME

15–14 – Reserved for future expansion

13 DMAC5 DMA channel 5 interrupt flag/mask bit 12 DMAC4

11 BXINT1/DMAC3

10 BRINT1/DMAC2

9 HPINT 8 INT3

7 TINT1/DMAC1

6 DMAC0 5 BXINT0

4 BRINT0 3 TINT0 2 INT2 1 INT1 0 INT0

DMA channel 4 interrupt flag/mask bit This bit can be configured as either the McBSP1 transmit interrupt flag/mask bit, or the DMA

channel 3 interrupt flag/mask bit. The selection is made in the DMPREC register. This bit can be configured as either the McBSP1 receive interrupt flag/mask bit, or the DMA

channel 2 interrupt flag/mask bit. The selection is made in the DMPREC register. Host to ’54x interrupt flag/mask External interrupt 3 flag/mask This bit can be configured as either the timer1 interrupt flag/mask bit, or the DMA channel 1

interrupt flag/mask bit. The selection is made in the DMPREC register. This bit can be configured as either reserved, or the DMA channel 0 interrupt flag/mask bit. The

selection is made in the DMPREC register. McBSP0 transmit interrupt flag/mask bit McBSP0 receive interrupt flag/mask bit Timer 0 interrupt flag/mask bit External interrupt 2 flag/mask bit External interrupt 1 flag/mask bit External interrupt 0 flag/mask bit

FUNCTION

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

documentation support

Extensive documentation supports all TMS320 family generations of devices from product announcement through applications development. The following types of documentation are available to support the design and use of the ’C5000 family of DSPs:

TMS320C5000 DSP Family Functional Overview

Silicon Updates for the TMS320VC5402/TMS320UC5402 DSP

D Device-specific data sheets (such as this document) D Complete User Guides D Development-support tools D Hardware and software application reports

(literature number SPRU307)

(literature number SPRZ155)

The five-volume

Volume 1: CPU and Peripherals

Volume 2: Mnemonic Instruction Set

Volume 3: Algebraic Instruction Set

Volume 4: Applications Guide

Volume 5: Enhanced Peripherals

The reference set describes in detail the ’54x TMS320 products currently available and the hardware and software applications, including algorithms, for fixed-point TMS320 devices.

For general background information on DSPs and Texas Instruments (TIt) devices, see the three-volume publication SPRA016, and SPRA017).

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, quarterly and distributed to update TMS320 customers on product information.

Information regarding TI DSP products is also available on the Worldwide Web at resource locator (URL).

TMS320C54x DSP Reference Set

(literature number SPRU131)

(literature number SPRU172)

(literature number SPRU179)

(literature number SPRU173)

(literature number SPRU302)

Digital Signal Processing Applications with the TMS320 Family

(literature number SPRU210) consists of:

Details on Signal Processing

(literature numbers SPRA012,

, is published

http://www.ti.com

uniform

TI is a trademark of Texas Instruments Incorporated.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

3"0.3 V

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

absolute maximum ratings over specified temperature range (unless otherwise noted)

†

Supply voltage I/O range, DVDD‡ –0.3 V to 4.0 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

stg

‡

–0.3 V to 2.4 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

–0.3 V to 4.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

–0.3 V to 4.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

–40°C to 100°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

–55°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Supply voltage core range, CV Input voltage range, V Output voltage range, V

Operating case temperature range, T Storage temperature range, T

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡

All voltage values are with respect to VSS.

recommended operating conditions

MIN NOM MAX UNIT

DV CV

Texas Instrument DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage. Excessive exposure to these conditions can adversely affect the long term reliability of the devices. System-level concerns such as bus contention may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as or prior to the I/O buffers and then powered down after the I/O buffers.

Device supply voltage, I/O

Device supply voltage, core

Supply voltage, GND 0 V

High-level input voltage

= 3.3"0.3 V

= 3.

Low-level input voltage DV

= 3.3"0.3 V

= 3.

High-level output current –300 µA Low-level output current 1.5 mA Operating case temperature –40 100 °C

RS, INTn, NMI, BIO, BCLKR0, BCLKR1, BCLKX0, BCLKX1, HCS TMS, CLKMDn

X2/CLKIN TCK, TRST 2.5 DVDD + 0.3 All other inputs 2.0 DVDD + 0.3 RS, INTn, NMI, X2/CLKIN¶, BIO, BCLKR0,

BCLKR1, BCLKX0, BCLKX1, HCS HDS2

All other inputs –0.3 0.8

, TCK, CLKMDn

, HDS1, HDS2, TDI,

, HDS1,

3 3.3 3.6 V

1.71 1.8 1.98 V

2.2 DVDD + 0.3

1.35 CVDD+0.3

–0.3 0.6

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

out uts in high

µA

(

ISS

Su ly current,

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

electrical characteristics over recommended operating case temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT

V V

DDC

DDP

C C

†

All values are typical unless otherwise specified.

‡

HPI input signals except for HPIENA.

Clock mode: PLL × 1 with external source

This value represents the current consumption of the CPU, on-chip memory, and on-chip peripherals. Conditions include: program execution from on-chip RAM, with 50% usage of MAC and 50% usage of NOP instructions. Actual operating current varies with program being executed.

This value was obtained using the following conditions: external memory writes at a rate of 20 million writes per second, CLKOFF=0, full-duplex operation of McBSP0 and McBSP1 at a rate of 10 million bits per second each, and 15-pF loads on all outputs. For more details on how this calculation is performed, refer to the

High-level output voltage

Low-level output voltage IOL = MAX 0.4 V

Input current for outputs in high impedance

Input current

Supply current, core CPU CVDD = 1.8 V, f Supply current, pins DVDD = 3.3 V, f Supply current,

standby Input capacitance 5 pF

Output capacitance 5 pF

D[15:0], HD[7:0]

All other inputs X2/CLKIN TRST With internal pulldown –5 300

HPIENA TMS, TCK, TDI, HPI All other input-only pins –5 5

IDLE2 PLL × 1 mode, 100 MHz input 2 mA IDLE3

}

Calculation of TMS320C54x Power Dissipation Application Report

IOH = MAX 2.4 V

Bus holders enabled, DVDD = MAX, VI = VSS to DV

DVDD = MAX, VO = VSS to DV

With internal pulldown With internal pullups,

HPIENA = 0

Divide-by-two mode, CLKIN stopped 5 µA

= 100 MHz¶, TC = 25°C

clock

= 100 MHz¶, TC = 25°C

clock

(VI = V

to DVDD)

–175 175

–5 5

–40 40

–5 300

–300 5

# ||

(literature number SPRA164).

45 mA 30 mA

µA

Where: I

V C

PARAMETER MEASUREMENT INFORMATION

Tester Pin

Electronics

= 1.5 mA (all outputs) = 300 µA (all outputs) = 1.5 V

Load

= 40 pF typical load circuit capacitance

Load

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

50 Ω

Figure 8. 3.3-V Test Load Circuit

Output Under

Test

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

internal oscillator with external crystal

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT is a multiple of the oscillator frequency . The multiply ratio is determined by the bit settings in the CLKMD register. The crystal should be in fundamental-mode operation, and parallel resonant, with an effective series resistance of 30 Ω and power dissipation of 1 mW.

The connection of the required circuit, consisting of the crystal and two load capacitors, is shown in Figure 9. The load capacitors, C is the load specified for the crystal.

recommended operating conditions of internal oscillator with external crystal (see Figure 9)

clock

Input clock frequency 10 20 MHz

and C2, should be chosen such that the equation below is satisfied. CL in the equation

C1C

(

)

MIN NOM MAX UNIT

X1 X2/CLKIN

Crystal

Figure 9. Internal Oscillator With External Crystal

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

divide-by-two clock option (PLL disabled)

The frequency of the reference clock provided at the X2/CLKIN pin can be divided by a factor of two to generate the internal machine cycle. The selection of the clock mode is described in the clock generator section.

When an external clock source is used, the frequency injected must conform to specifications listed in the timing requirements table.

NOTE:All revisions of the ’5402 can be operated with an external clock source, provided that the proper

voltage levels be driven on the X2/CLKIN pin. It should be noted that the X2/CLKIN pin is referenced to the device 1.8V power supply (CVdd), rather than the 3V I/O supply (DVdd). Refer to the recommended operating conditions section of this document for the allowable voltage levels of the X2/CLKIN pin.

switching characteristics over recommended operating conditions [H = 0.5t Figure 10, and the recommended operating conditions table)

PARAMETER MIN TYP MAX UNIT

c(CO)

d(CIH-CO)

f(CO)

r(CO)

w(COL)

w(COH)

†

This device utilizes a fully static design and therefore can operate with t approaching 0 Hz.

‡

It is recommended that the PLL clocking option be used for maximum frequency operation.

Cycle time, CLKOUT 10‡2t Delay time, X2/CLKIN high to CLKOUT high/low 4 10 17 ns Fall time, CLKOUT 2 ns Rise time, CLKOUT 2 ns Pulse duration, CLKOUT low H–2 H ns Pulse duration, CLKOUT high H–2 H ns

approaching ∞. The device is characterized at frequencies

c(CI)

timing requirements (see Figure 10)

c(CI)

f(CI)

r(CI)

†

This device utilizes a fully static design and therefore can operate with t approaching 0 Hz.

Cycle time, X2/CLKIN 20 Fall time, X2/CLKIN 8 ns Rise time, X2/CLKIN 8 ns

approaching ∞. The device is characterized at frequencies

c(CI)

r(CI)

c(CI)

X2/CLKIN

]† (see Figure 9,

c(CO)

c(CI)

MIN MAX UNIT

f(CI)

†

CLKOUT

f(CO)

d(CIH-CO)

c(CO)

Figure 10. External Divide-by-Two Clock Timing

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

r(CO)

w(COH)

w(COL)

TMS320VC5402

)

c(CI)

Cycle time, X2/CLKIN

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

multiply-by-N clock option

The frequency of the reference clock provided at the X2/CLKIN pin can be multiplied by a factor of N to generate the internal machine cycle. The selection of the clock mode and the value of N is described in the clock generator section.

When an external clock source is used, the external frequency injected must conform to specifications listed in the timing requirements table.

NOTE:All revisions of the ’5402 can be operated with an external clock source, provided that the proper

switching characteristics over recommended operating conditions [H = 0.5t

c(CO)

(see Figure 9 and Figure 11)

PARAMETER MIN TYP MAX UNIT

c(CO)

d(CI-CO)

f(CO)

r(CO)

w(COL)

w(COH)

†

N = Multiplication factor

timing requirements (see Figure 11)

c(CI

f(CI)

r(CI)

†

N = Multiplication factor

‡

The multiplication factor and minimum X2/CLKIN cycle time should be chosen such that the resulting CLKOUT cycle time is within the specified range (tc(CO))

Cycle time, CLKOUT 10 t Delay time, X2/CLKIN high/low to CLKOUT high/low 4 10 17 ns Fall time, CLKOUT 2 ns Rise time, CLKOUT 2 ns Pulse duration, CLKOUT low H–2 H ns Pulse duration, CLKOUT high H–2 H ns Transitory phase, PLL lock up time 30

†

Integer PLL multiplier N (N = 1–15) 20

Cycle time, X2/CLKIN

Fall time, X2/CLKIN 8 ns Rise time, X2/CLKIN 8 ns

c(CI)

PLL multiplier N = x.5 PLL multiplier N = x.25, x.75 20

r(CI)

†

c(CI)/N

MIN MAX UNIT

‡

200

‡

100

‡

f(CI)

]

X2/CLKIN

CLKOUT

Unstable

d(CI-CO)

c(CO)

w(COH)

Figure 11. External Multiply-by-One Clock Timing

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

f(CO)

w(COL)

r(CO)

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

memory and parallel I/O interface timing

switching characteristics over recommended operating conditions for a

†

(MSTRB

d(CLKL-A)

d(CLKH-A)

d(CLKL-MSL)

d(CLKL-MSH)

h(CLKL-A)R

h(CLKH-A)R

†

Address, PS

‡

In the case of a memory read preceded by a memory read

In the case of a memory read preceded by a memory write

timing requirements for a

a(A)M

a(MSTRBL)

su(D)R

h(D)R

h(A-D)R

h(D)MSTRBH

†

Address, PS

= 0)

(see Figure 12)

PARAMETER MIN MAX UNIT

Delay time, CLKOUT l ow to addres s valid Delay time, CLKOUT high (transition) to address valid Delay time, CLKOUT l ow to MSTRB low –1 3 ns Delay time, CLKOUT low to MSTRB high –1 3 ns Hold time, address valid after CLKOUT low Hold time, address valid after CLKOUT high

, and DS timings are all included in timings referenced as address.

memory read (MSTRB = 0)

Access time, read data access from address valid 2H–7 ns Access time, read data access from MSTRB low 2H–8 ns Setup time, read data before CLKOUT low 6 ns Hold time, read data after CLKOUT low –2 ns Hold time, read data after address invalid 0 ns

Hold time, read data after MSTRB high 0 ns

, and DS timings are all included in timings referenced as address.

‡

[H = 0.5 t

c(CO)

†

]

(see Figure 12)

–2 3 ns –2 3 ns

MIN MAX UNIT

memory read

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

memory and parallel I/O interface timing (continued)

CLKOUT

d(CLKL-A)

A[19:0]

su(D)R

a(A)M

D[15:0]

d(CLKL-MSL)

a(MSTRBL)

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

h(CLKL-A)R

h(A-D)R

h(D)R

h(D)MSTRBH

d(CLKL-MSH)

MSTRB

R/W

PS, DS

NOTE A: A[19:16] are always driven low during accesses to external data space.

Figure 12. Memory Read (MSTRB = 0)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

memory and parallel I/O interface timing (continued)

switching characteristics over recommended operating conditions for a

(MSTRB

d(CLKH-A)

d(CLKL-A)

d(CLKL-MSL)

d(CLKL-D)W

d(CLKL-MSH)

d(CLKH-RWL)

d(CLKH-RWH)

d(RWL-MSTRBL)

h(A)W

h(D)MSH

w(SL)MS

su(A)W

su(D)MSH

en(D–RWL)

dis(RWH–D)

†

Address, PS, and DS timings are all included in timings referenced as address.

‡

In the case of a memory write preceded by a memory write

In the case of a memory write preceded by an I/O cycle

= 0)

[H = 0.5 t

Delay time, CLKOUT h igh to address valid Delay time, CLKOUT l ow to addres s valid Delay time, CLKOUT l ow to MSTRB low –1 3 ns Delay time, CLKOUT l ow to data val id 0 6 ns Delay time, CLKOUT l ow to MSTRB high –1 3 ns Delay time, CLKOUT h igh to R/W low –1 3 ns Delay time, CLKOUT h igh to R/W high –1 3 ns Delay time, R/W low to MSTRB low H – 2 H + 1 ns Hold time, address valid after CLKOUT high

Hold time, write data valid after MSTRB high H–3 H+6 Pulse duration, MSTRB low 2H–2 ns Setup time, address valid before MSTRB low 2H–2 ns Setup time, write data valid before MSTRB high 2H–6 2H+5

Enable time, data bus driven after R/W low H–5 ns Disable time, R/W high to data bus high impedance 0 ns

]† (see Figure 13)

c(CO)

PARAMETER MIN MAX UNIT

‡

memory write

–2 3 ns –2 3 ns

1 3 ns

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

memory and parallel I/O interface timing (continued)

CLKOUT

d(CLKL-A)

A[19:0]

d(CLKL-D)W

D[15:0]

su(A)W

MSTRB

d(CLKH-RWL)

en(D-RWL)

R/W

d(RWL-MSTRBL)

su(D)MSH

d(CLKL-MSL)

w(SL)MS

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

d(CLKH-A)

h(A)W

h(D)MSH

d(CLKL-MSH)

dis(RWH-D)

d(CLKH-RWH)

PS, DS

NOTE A: A[19:16] are always driven low during accesses to external data space.

Figure 13. Memory Write (MSTRB = 0)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

memory and parallel I/O interface timing (continued)

switching characteristics over recommended operating conditions for a

†

= 0)

(IOSTRB

d(CLKL-A)

d(CLKH-ISTRBL)

d(CLKH-ISTRBH)

h(A)IOR

†

Address and IS timings are included in timings referenced as address.

timing requirements for a

a(A)IO

a(ISTRBL)IO

su(D)IOR

h(D)IOR

h(ISTRBH-D)R

†

Address and IS timings are included in timings referenced as address.

CLKOUT

(see Figure 14)

PARAMETER MIN MAX UNIT

Delay time, CLKOUT low to address valid –2 3 ns Delay time, CLKOUT h igh to IOSTRB low –2 3 ns Delay time, CLKOUT h igh to IOSTRB high –2 3 ns Hold time, address after CLKOUT low 0 3 ns

parallel I/O port read (IOSTRB = 0)

Access time, read data access from address valid 3H–7 ns Access time, read data access from IOSTRB low 2H–7 ns Setup time, read data before CLKOUT high 6 ns Hold time, read data after CLKOUT high 0 ns Hold time, read data after IOSTRB high 0 ns

[H = 0.5 t

c(CO)

parallel I/O port read

]† (see Figure 14)

MIN MAX UNIT

d(CLKL-A)

A[19:0]

a(A)IO

D[15:0]

a(ISTRBL)IO

d(CLKH-ISTRBL)

IOSTRB

R/W

NOTE A: A[19:16] are always driven low during accesses to I/O space.

Figure 14. Parallel I/O Port Read (IOSTRB = 0)

su(D)IOR

h(D)IOR

h(ISTRBH-D)R

d(CLKH-ISTRBH)

h(A)IOR

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

memory and parallel I/O interface timing (continued)

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

switching characteristics over recommended operating conditions for a

= 0)

d(CLKL-A)

A[19:0]

D[15:0]

IOSTRB

[H = 0.5 t

Delay time, CLKOUT low to address valid –2 3 ns Delay time, CLKOUT h igh to IOSTRB low –2 3 ns Delay time, CLKOUT h igh to write data valid H–5 H+8 ns Delay time, CLKOUT h igh to IOSTRB high –2 3 ns Delay time, CLKOUT low to R/W low –1 3 ns Delay time, CLKOUT low to R/W high –1 3 ns

Hold time, address valid after CLKOUT low 0 3 ns Hold time, write data after IOSTRB high H–3 H+7 ns Setup time, write data before IOSTRB high H–7 H+1 ns Setup time, address valid before IOSTRB low H–2 H+2 ns

d(CLKH-D)IOW

d(CLKH-ISTRBL)

(IOSTRB

d(CLKL-A)

d(CLKH-ISTRBL)

d(CLKH-D)IOW

d(CLKH-ISTRBH)

d(CLKL-RWL)

d(CLKL-RWH)

h(A)IOW

h(D)IOW

su(D)IOSTRBH

su(A)IOSTRBL

†

Address and IS timings are included in timings referenced as address.

CLKOUT

]† (see Figure 15)

c(CO)

d(CLKL-RWL)

PARAMETER MIN MAX UNIT

su(A)IOSTRBL

h(D)IOW

d(CLKH-ISTRBH)

su(D)IOSTRBH

d(CLKL-RWH)

parallel I/O port write

h(A)IOW

R/W

NOTE A: A[19:16] are always driven low during accesses to I/O space.

Figure 15. Parallel I/O Port Write (IOSTRB = 0)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

ready timing for externally generated wait states

timing requirements for externally generated wait states [H = 0.5 t

]† (see Figure 16, Figure 17,

c(CO)

Figure 18, and Figure 19)

MIN MAX UNIT

su(RDY)

h(RDY)

v(RDY)MSTRB

h(RDY)MSTRB

v(RDY)IOSTRB

h(RDY)IOSTRB

v(MSCL)

v(MSCH)

†

The hardware wait states can be used only in conjunction with the software wait states to extend the bus cycles. To generate wait states using READY, at least two software wait states must be programmed.

‡

These timings are included for reference only. The critical timings for READY are those referenced to CLKOUT.

CLKOUT

Setup time, READY before CLKOUT low 6 ns Hold time, READY after CLKOUT low 0 ns

su(RDY)

‡

h(RDY)

4H ns

5H ns

Valid time, READY after MSTRB low Hold time, READY after MSTRB low Valid time, READY after IOSTRB low Hold time, READY after IOSTRB low Valid time, MSC low after CLKOUT low –1 3 ns Valid time, MSC high after CLKOUT low –1 3 ns

A[19:0]

4H–8 ns

5H–8 ns

READY

v(RDY)MSTRB

h(RDY)MSTRB

MSTRB

v(MSCH)

v(MSCL)

MSC

Wait States

Generated Internally

NOTE A: A[19:16] are always driven low during accesses to external data space.

Figure 16. Memory Read With Externally Generated Wait States

Wait State Generated by READY

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

ready timing for externally generated wait states (continued)

CLKOUT

A[19:0]

D[15:0]

h(RDY)

su(RDY)

READY

v(RDY)MSTRB

h(RDY)MSTRB

MSTRB

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

v(MSCH)

v(MSCL)

MSC

Wait States

Generated Internally

NOTE A: A[19:16] are always driven low during accesses to external data space.

Figure 17. Memory Write With Externally Generated W ait States

Wait State Generated by READY

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

ready timing for externally generated wait states (continued)

CLKOUT

A[19:0]

h(RDY)

su(RDY)

READY

v(RDY)IOSTRB

IOSTRB

MSC

NOTE A: A[19:16] are always driven low during accesses to I/O space.

h(RDY)IOSTRB

v(MSCL)

Wait

States

Generated

Internally

v(MSCH)

Wait State Generated by READY

Figure 18. I/O Read With Externally Generated Wait States

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

ready timing for externally generated wait states (continued)

CLKOUT

A[19:0]

D[15:0]

h(RDY)

su(RDY)

READY

v(RDY)IOSTRB

h(RDY)IOSTRB

IOSTRB

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

v(MSCL)

MSC

Wait States

Generated

Internally

NOTE A: A[19:16] are always driven low during accesses to I/O space.

Figure 19. I/O Write With Externally Generated W ait States

v(MSCH)

Wait State Generated by READY

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

HOLD and HOLDA timings

switching characteristics over recommended operating conditions for memory control signals and HOLDA

dis(CLKL-A)

dis(CLKL-RW)

dis(CLKL-S)

en(CLKL-A)

en(CLKL-RW)

en(CLKL-S)

v(HOLDA)

w(HOLDA)

, [H = 0.5 t

Disable time, address, PS, DS, IS high impedance from CLKOUT low 5 ns Disable time, R/W high impedance from CLKOUT low 5 ns Disable time, MSTRB, IOSTRB high impedance from CLKOUT low 5 ns Enable time, address, PS, DS, IS from CLKOUT low 2H+5 ns Enable time, R/W enabled from CLKOUT low 2H+5 ns Enable time, MSTRB, IOSTRB enabled from CLKOUT low 2 2H+5 ns

Valid time, HOLDA low after CLKOUT low Valid time, HOLDA high after CLKOUT low

Pulse duration, HOLDA low duration 2H–1 ns

] (see Figure 20)

c(CO)

PARAMETER MIN MAX UNIT

–1 2 ns –1 2 ns

timing requirements for memory control signals and HOLDA, [H = 0.5 t

w(HOLD)

su(HOLD)

CLKOUT

HOLD

HOLDA

A[19:0]

, DS, IS

D[15:0]

Pulse duration, HOLD low 4H+7 ns Setup time, HOLD low/high before CLKOUT low 7 ns

su(HOLD)

v(HOLDA)

dis(CLKL-A)

dis(CLKL-RW)

w(HOLDA)

v(HOLDA)

R/W

su(HOLD)

w(HOLD)

] (see Figure 20)

c(CO)

MIN MAX UNIT

en(CLKL-A)

en(CLKL-RW)

MSTRB

IOSTRB

dis(CLKL-S)

Figure 20. HOLD and HOLDA Timings (HM = 1)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

en(CLKL-S)

reset, BIO, interrupt, and MP/MC timings

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

timing requirements for reset, BIO, interrupt, and MP/MC [H = 0.5 t

] (see Figure 21, Figure 22,

c(CO)

and Figure 23)

MIN MAX UNIT

h(RS)

h(BIO)

h(INT)

h(MPMC)

w(RSL)

w(BIO)S

w(BIO)A

w(INTH)S

w(INTH)A

w(INTL)S

w(INTL)A

w(INTL)WKP

su(RS)

su(BIO)

su(INT)

su(MPMC)

†

The external interrupts (INT0–INT3, NMI) are synchronized to the core CPU by way of a two-flip-flop synchronizer which samples these inputs with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is corresponding to three CLKOUT sampling sequences.

‡

If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS synchronization and lock-in of the PLL.

Note that RS

Divide-by-two mode

Hold time, RS after CLKOUT low 0 ns Hold time, BIO after CLKOUT low 0 ns Hold time, INTn, NMI, after CLKOUT low Hold time, MP/MC after CLKOUT low 0 ns Pulse duration, RS low Pulse duration, BIO low, synchronous 2H+2 ns Pulse duration, BIO low, asynchronous 4H ns Pulse duration, INTn, NMI high (synchronous) 2H ns Pulse duration, INTn, NMI high (asynchronous) 4H ns Pulse duration, INTn, NMI low (synchronous) 2H+2 ns Pulse duration, INTn, NMI low (asynchronous) 4H ns Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup 10 ns Setup time, RS before X2/CLKIN low Setup time, BIO before CLKOUT low 7 10 ns Setup time, INTn, NMI, RS before CLKOUT low 7 10 ns Setup time, MP/MC before CLKOUT low 5 ns

may cause a change in clock frequency, therefore changing the value of H.

‡§

†

must be held low for at least 50 µs to ensure

0 ns

4H+5 ns

5 ns

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

reset, BIO, interrupt, and MP/MC timings (continued)

X2/CLKIN

, INTn, NMI

su(INT)

CLKOUT

su(BIO)

BIO

w(BIO)S

su(RS)

w(RSL)

h(BIO)

h(RS)

CLKOUT

INTn, NMI

CLKOUT

Figure 21. Reset and BIO Timings

su(INT)

w(INTH)A

su(INT)

w(INTL)A

Figure 22. Interrupt Timing

su(MPMC)

h(MPMC)

h(INT)

MP/MC

Figure 23. MP/MC Timing

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

instruction acquisition (IAQ), interrupt acknowledge (IACK), external flag (XF), and TOUT timings

switching characteristics over recommended operating conditions for IAQ and IACK [H = 0.5 t

d(CLKL-IAQL)

d(CLKL-IAQH)

d(A)IAQ

d(CLKL-IACKL)

d(CLKL-IACKH)

d(A)IACK

h(A)IAQ

h(A)IACK

w(IAQL)

w(IACKL)

] (see Figure 24)

c(CO)

PARAMETER MIN MAX UNIT

Delay time, CLKOUT low to IAQ low –1 3 ns Delay time, CLKOUT low to IAQ high –1 3 ns Delay time, address valid to IAQ low 1 ns Delay time, CLKOUT low to IACK low –1 3 ns Delay time , CLKOUT low to IACK high –1 3 ns Delay time, address valid to IACK low 3 ns Hold time, IAQ high after address invalid –2 ns Hold time, IACK high after address invalid –2 ns Pulse duration, IAQ low 2H–2 ns Pulse duration, IACK low 2H–2 ns

CLKOUT

A[19:0]

IAQ

IACK

MSTRB

d(CLKL-IAQL)

d(A)IAQ

d(CLKL-IACKL)

d(A)IACK

w(IAQL)

w(IACKL)

d(CLKL-IAQH)

h(A)IAQ

d(CLKL-IACKH)

h(A)IACK

Figure 24. IAQ and IACK Timings

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

instruction acquisition (IAQ), interrupt acknowledge (IACK), external flag (XF), and TOUT timings (continued)

switching characteristics over recommended operating conditions for XF and TOUT [H = 0.5 t

d(XF)

d(TOUTH)

d(TOUTL)

w(TOUT)

CLKOUT

] (see Figure 25 and Figure 26)

c(CO)

PARAMETER MIN MAX UNIT

Delay time, CLKOUT low to XF high –1 3 Delay time, CLKOUT low to XF low –1 3

Delay time, CLKOUT low to TOUT high 0 4 ns Delay time, CLKOUT low to TOUT low 0 4 ns Pulse duration, TOUT 2H ns

d(XF)

CLKOUT

TOUT

d(TOUTH)

Figure 25. XF Timing

w(TOUT)

Figure 26. TOUT Timing

d(TOUTL)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

multichannel buffered serial port timing

Disable time, BCLKX high to BDX high im edance following last data

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

timing requirements for McBSP [H=0.5t

c(BCKRX)

w(BCKRX)

su(BFRH-BCKRL)

h(BCKRL-BFRH)

su(BDRV-BCKRL)

h(BCKRL-BDRV)

su(BFXH-BCKXL)

h(BCKXL-BFXH)

r(BCKRX)

f(BCKRX)

†

CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

Cycle time, BCLKR/X BCLKR/X ext 4H ns Pulse duration, BCLKR/X high or BCLKR/X low BCLKR/X ext 2H–2 ns

Setup time, external BFSR high before BCLKR low

Hold time, external BFSR high after BCLKR low

Setup time, BDR valid before BCLKR low

Hold time, BDR valid after BCLKR low

Setup time, external BFSX high before BCLKX low

Hold time, external BFSX high after BCLKX low Rise time, BCKR/X BCLKR/X ext 8 ns

Fall time, BCKR/X BCLKR/X ext 8 ns

switching characteristics for McBSP [H=0.5t

PARAMETER MIN MAX UNIT

c(BCKRX)

w(BCKRXH)

w(BCKRXL)

d(BCKRH-BFRV)

d(BCKXH-BFXV)

dis(BCKXH-BDXHZ)

d(BCKXH-BDXV)

d(BFXH-BDXV)

†

CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

‡

T = BCLKRX period = (1 + CLKGDV) * 2H C = BCLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2H when CLKGDV is even D = BCLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2H when CLKGDV is even

The transmit delay enable (DXENA) and A–bis mode (ABIS) features of the McBSP are not implemented on the TMS320VC5402.

Minimum delay times also represent minimum output hold times.

Cycle time, BCLKR/X BCLKR/X int 4H ns Pulse duration, BCLKR/X high BCLKR/X int D – 2‡D + 2‡ns

Pulse duration, BCLKR/X low BCLKR/X int C – 2‡C + 2‡ns

Delay time, BCLKR high to internal BFSR valid

Delay time, BCLKX high to internal BFSX valid

Disable time, BCLKX high to BDX high impedance following last data bit of transfer

Delay time, BCLKX high to BDX valid

Delay time, BFSX high to BDX valid

ONLY applies when in data delay 0 (XDATDLY = 00b) mode

]†(see Figure 27 and Figure 28)

c(CO)

]† (see Figure 27 and Figure 28)

c(CO)

DXENA = 0

MIN MAX UNIT

BCLKR int 8 BCLKR ext BCLKR int 0 BCLKR ext BCLKR int 5 BCLKR ext BCLKR int 0 BCLKR ext BCLKX int 7 BCLKX ext BCLKX int 0 BCLKX ext

BCLKR int –2 2 ns BCLKR ext BCLKX int 0 4 BCLKX ext BCLKX int –1 4 BCLKX ext BCLKX int 0 BCLKX ext 3 11

BFSX int –1 BFSX ext 3 13

3 9 ns

8 11

3 9 ¶

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

multichannel buffered serial port timing (continued)

c(BCKRX)

w(BCKRXH)

w(BCKRXL)

BCLKR

d(BCKRH–BFRV)

BFSR (int)

BFSR (ext)

BDR

(RDATDLY=00b)

BDR

(RDATDLY=01b)

BDR

(RDATDLY=10b)

tsu(BFRH–BCKRL)

su(BDRV–BCKRL)

h(BCKRL–BFRH)

h(BCKRL–BDRV)

su(BDRV–BCKRL)

d(BCKRH–BFRV)

r(BCKRX)

h(BCKRL–BDRV)

r(BCKRX)

h(BCKRL–BDRV)

(n–4)(n–3)(n–2)Bit (n–1)

(n–3)(n–2)Bit (n–1)

(n–2)Bit (n–1)

BCLKX

BFSX (int)

BFSX (ext)

(XDATDLY=00b)

(XDATDLY=01b)

(XDATDLY=10b)

BDX

d(BCKXH–BFXV)

su(BFXH–BCKXL)

Bit 0

dis(BCKXH–BDXHZ)

Figure 27. McBSP Receive Timings

c(BCKRX)

w(BCKRXH)

w(BCKRXL)

d(BCKXH–BFXV)

h(BCKXL–BFXH)

d(BDFXH–BDXV)

Figure 28. McBSP Transmit Timings

r(BCKRX)

d(BCKXH–BDXV)

f(BCKRX)

(n–4)Bit (n–1) (n–3)(n–2)

(n–3)(n–2)Bit (n–1)

(n–2)Bit (n–1)Bit 0

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

multichannel buffered serial port timing (continued)

timing requirements for McBSP general-purpose I/O (see Figure 29)

su(BGPIO-COH)

h(COH-BGPIO)

†

BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input.

Setup time, BGPIOx input mode before CLKOUT high Hold time, BGPIOx input mode after CLKOUT high

switching characteristics for McBSP general-purpose I/O (see Figure 29)

PARAMETER MIN MAX UNIT

d(COH-BGPIO)

‡

BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.

Delay time, CLKOUT high to BGPIOx output mode

su(BGPIO-COH)

CLKOUT

†

‡

d(COH-BGPIO)

TMS320VC5402

MIN MAX UNIT

9 ns 0 ns

0 5 ns

h(COH-BGPIO)

BGPIOx Input

BGPIOx Output

†

BGPIOx refers to BCLKRx, BFSRx, BDRx, BCLKXx, or BFSXx when configured as a general-purpose input.

‡

BGPIOx refers to BCLKRx, BFSRx, BCLKXx, BFSXx, or BDXx when configured as a general-purpose output.

Mode

†

‡

Figure 29. McBSP General-Purpose I/O Timings

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

multichannel buffered serial port timing (continued)

timing requirements for McBSP as SPI master or slave: [H=0.5t

] CLKSTP = 10b, CLKXP = 0

c(CO)

(see Figure 30)

MASTER SLAVE

MIN MAX MIN MAX

su(BDRV-BCKXL)

h(BCKXL-BDRV)

su(BFXL-BCKXH)

c(BCKX)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics for McBSP as SPI master or slave: [H=0.5t CLKXP = 0

h(BCKXL-BFXL)

d(BFXL-BCKXH)

d(BCKXH-BDXV)

dis(BCKXL-BDXHZ)

dis(BFXH-BDXHZ)

d(BFXL-BDXV)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

‡

T = BCLKX period = (1 + CLKGDV) * 2H C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2H when CLKGDV is even

FSRP = FSXP = 1. As a SPI master, BFSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on BFSX and BFSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).

†

Setup time, BDR valid before BCLKX low 9 – 12H ns Hold time, BDR valid after BCLKX low 0 5 + 12H ns

Setup time, BFSX low before BCLKX high 10 ns Cycle time, BCLKX 12H 32H ns

] CLKSTP = 10b,

c(CO)

(see Figure 30)

PARAMETER

Hold time, BFSX low after BCLKX low Delay time, BFSX low to BCLKX high Delay time, BCLKX high to BDX valid –2 6 6H + 5 10H + 15 ns Disable time, BDX high impedance following last data bit from

BCLKX low Disable time, BDX high impedance following last data bit from

BFSX high Delay time, BFSX low to BDX valid 4H – 2 8H + 17 ns

MASTER

MIN MAX MIN MAX

T – 3 T + 4 ns

C – 5 C + 3 ns

C – 2 C + 3 ns

‡

SLAVE

2H+ 4 6H + 17 ns

UNIT

†

BCLKX

BFSX

BDX

BDR

LSB

h(BCKXL-BFXL)

Bit 0 Bit(n-1) (n-2) (n-3) (n-4)

su(BFXL-BCKXH)

dis(BFXH-BDXHZ)

dis(BCKXL-BDXHZ)

su(BDRV-BCLXL)

MSB

d(BFXL-BCKXH)

d(BFXL-BDXV)

d(BCKXH-BDXV)

h(BCKXL-BDRV)

c(BCKX)

Figure 30. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

multichannel buffered serial port timing (continued)

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

timing requirements for McBSP as SPI master or slave: [H=0.5t

] CLKSTP = 11b, CLKXP = 0

c(CO)

(see Figure 31)

MASTER SLAVE

MIN MAX MIN MAX

su(BDRV-BCKXH)

h(BCKXH-BDRV)

su(BFXL-BCKXH)

c(BCKX)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics for McBSP as SPI master or slave: [H=0.5t CLKXP = 0

h(BCKXL-BFXL)

d(BFXL-BCKXH)

d(BCKXL-BDXV)

dis(BCKXL-BDXHZ)

d(BFXL-BDXV)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

‡

T = BCLKX period = (1 + CLKGDV) * 2H C = BCLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2H when CLKGDV is even D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2H when CLKGDV is even

BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).

Setup time, BDR valid before BCLKX high 12 2 – 12H ns Hold time, BDR valid after BCLKX high 4 5 + 12H ns

Setup time, BFSX low before BCLKX high 10 ns Cycle time, BCLKX 12H 32H ns

] CLKSTP = 11b,

†

(see Figure 31)

PARAMETER

Hold time, BFSX low after BCLKX low Delay time, BFSX low to BCLKX high Delay time, BCLKX low to BDX valid –2 6 6H + 5 10H + 15 ns Disable time, BDX high impedance following last data bit from

BCLKX low Delay time, BFSX low to BDX valid D – 2 D + 4 4H – 2 8H + 17 ns

MASTER

MIN MAX MIN MAX

C – 3 C + 4 ns

T – 5 T + 3 ns

–2 4 6H + 3 10H + 17 ns

c(CO)

‡

SLAVE

UNIT

†

BCLKX

BFSX

dis(BCKXL-BDXHZ) BDX

BDR

LSB

h(BCKXL-BFXL)

Bit 0 Bit(n-1) (n-2) (n-3) (n-4)

su(BFXL-BCKXH)

d(BFXL-BDXV)

su(BDRV-BCKXH)

MSB

d(BFXL-BCKXH)

d(BCKXL-BDXV)

h(BCKXH-BDRV)

c(BCKX)

Figure 31. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

multichannel buffered serial port timing (continued)

timing requirements for McBSP as SPI master or slave: [H=0.5t

] CLKSTP = 10b, CLKXP = 1

c(CO)

(see Figure 32)

MASTER SLAVE

MIN MAX MIN MAX

su(BDRV-BCKXH)

h(BCKXH-BDRV)

su(BFXL-BCKXL)

c(BCKX)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics for McBSP as SPI master or slave: [H=0.5t CLKXP = 1

h(BCKXH-BFXL)

d(BFXL-BCKXL)

d(BCKXL-BDXV)

dis(BCKXH-BDXHZ)

dis(BFXH-BDXHZ)

d(BFXL-BDXV)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

‡

T = BCLKX period = (1 + CLKGDV) * 2H D = BCLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) * 2H when CLKGDV is even

BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).

Setup time, BDR valid before BCLKX high 12 2 – 12H ns Hold time, BDR valid after BCLKX high 4 5 + 12H ns

Setup time, BFSX low before BCLKX low 10 ns Cycle time, BCLKX 12H 32H ns

] CLKSTP = 10b,

†‡

(see Figure 32)

Hold time, BFSX low after BCLKX high Delay time, BFSX low to BCLKX low Delay time, BCLKX low to BDX valid –2 6 6H + 5 10H + 15 ns Disable time, BDX high impedance following last data bit from

BCLKX high Disable time, BDX high impedance following last data bit from

BFSX high Delay time, BFSX low to BDX valid 4H – 2 8H + 17 ns

PARAMETER

MASTER SLAVE

MIN MAX MIN MAX

T – 3 T + 4 ns

D – 5 D + 3 ns

D – 2 D + 3 ns

c(CO)

2H + 3 6H + 17 ns

UNIT

†

BCLKX

BFSX

BDX

BDR

LSB

h(BCKXH-BFXL)

Bit 0 Bit(n-1) (n-2) (n-3) (n-4)

su(BFXL-BCKXL)

dis(BFXH-BDXHZ) t

dis(BCKXH-BDXHZ)

su(BDRV-BCKXH)

MSB

d(BFXL-BCKXL)

d(BFXL-BDXV)

d(BCKXL-BDXV)

h(BCKXH-BDRV)

c(BCKX)

Figure 32. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

multichannel buffered serial port timing (continued)

TMS320VC5402

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

timing requirements for McBSP as SPI master or slave: [H=0.5t

] CLKSTP = 11b, CLKXP = 1

c(CO)

(see Figure 33)

MASTER SLAVE

MIN MAX MIN MAX

su(BDRV-BCKXL)

h(BCKXL-BDRV)

su(BFXL-BCKXL)

c(BCKX)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

switching characteristics for McBSP as SPI master or slave: [H=0.5t CLKXP = 1

h(BCKXH-BFXL)

d(BFXL-BCKXL)

d(BCKXH-BDXV)

dis(BCKXH-BDXHZ)

d(BFXL-BDXV)

†

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

‡

BFSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (BCLKX).

Setup time, BDR valid before BCLKX low 9 – 12H ns Hold time, BDR valid after BCLKX low 0 5 + 12H ns

Setup time, BFSX low before BCLKX low 10 ns Cycle time, BCLKX 12H 32H ns

] CLKSTP = 11b,

†‡

(see Figure 33)

Hold time, BFSX low after BCLKX high Delay time, BFSX low to BCLKX low Delay time, BCLKX high to BDX valid –2 6 6H + 5 10H + 15 ns Disable time, BDX high impedance following last data bit from

BCLKX high Delay time, BFSX low to BDX valid C – 2 C + 4 4H – 2 8H + 17 ns

PARAMETER

MASTER

MIN MAX MIN MAX

D – 3 D + 4 ns

T – 5 T + 3 ns

–2 4 6H + 3 10H + 17 ns

c(CO)

‡

SLAVE

UNIT

†

BCLKX

BFSX

dis(BCKXH-BDXHZ)

BDX

BDR

Figure 33. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

LSB

h(BCKXH-BFXL)

Bit 0 Bit(n-1) (n-2) (n-3) (n-4)

su(BFXL-BCKXL)

d(BFXL-BDXV)

su(BDRV-BCKXL)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

MSB

d(BFXL-BCKXL)

d(BCKXH-BDXV)

h(BCKXL-BDRV)

c(BCKX)

TMS320VC5402

Delay time, DS low to HDx valid for

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

HPI8 timing

switching characteristics over recommended operating conditions†‡§¶ [H = 0.5t

c(CO)

(see Figure 34, Figure 35, Figure 36, and Figure 37)

PARAMETER MIN MAX UNIT

en(DSL-HD)

d(DSL-HDV1)

d(DSL-HDV2)

h(DSH-HDV)R

v(HYH-HDV)

d(DSH-HYL)

d(DSH-HYH)

d(HCS-HRDY)

d(COH-HYH

d(COH-HTX)

d(COH-GPIO)

NOTES: 1. The HRDY output is always high when the HCS input is high, regardless of DS timings.

†

DS refers to the logical OR of HCS

‡

HDx refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.).

DMAC stands for direct memory access (DMA) controller. The HPI8 shares the internal DMA bus with the DMAC, thus HPI8 access times are affected by DMAC activity.

GPIO refers to the HD pins when they are configured as general-purpose input/outputs.

2. This timing applies when writing a one to the DSPINT bit or HINT bit of the HPIC register. All other writes to the HPIC occur

Enable time, HD driven from DS low 2 16 ns

Case 1a: Memory accesses when DMAC is active in 16-bit mode and t

Case 1b: Memory accesses when DMAC is active in 16-bit mode and t

Case 1c: Memory access when DMAC is active in 32-bit mode and

Delay time, DS low to HDx valid for first byte of an HPI read

Delay time, DS low to HDx valid for second byte of an HPI read 16 ns Hold time, HDx valid after DS high, for a HPI read 3 5 ns Valid time, HDx valid after HRDY high 9 Delay time, DS high to HRDY low (see Note 1) 16 ns

Delay time, DS high to HRDY high

Delay time, HCS low/high to HRDY low/high

) Delay time, CLKOUT high to HRDY high 3 ns

Delay time, CLKOUT high to HINT change 5 ns Delay time, CLKOUT high to HDx output change. HDx is configured as a

general-purpose output.

asynchronoulsy, and do not cause HRDY to be deasserted.

, HDS1, and HDS2.

t Case 1d: Memory access when

DMAC is active in 32-bit mode and t

Case 2a: Memory accesses when DMAC is inactive and t

Case 2b: Memory accesses when DMAC is inactive and t

Case 3: Register accesses 16

Case 1a: Memory accesses when DMAC is active in 16-bit mode

Case 1b: Memory accesses when DMAC is active in 32-bit mode

Case 2: Memory accesses when DMAC is inactive

Case 3: Write accesses to HPIC register (see Note 2)

w(DSH)

< 18H

≥ 18H

< 26H

≥ 26H

w(DSH)

< 10H

≥ 10H

18H+16 – t

26H+16 – t

10H+16 – t

w(DSH)

18H+16 ns

26H+16

10H+16

6H+16

16 ns

6 ns

]

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

HPI8 timing (continued)

timing requirements†‡§ (see Figure 34, Figure 35, Figure 36, and Figure 37)

su(HBV-DSL)

h(DSL-HBV)

su(HSL-DSL)

w(DSL)

w(DSH)

su(HDV-DSH)

h(DSH-HDV)W

su(GPIO-COH)

h(GPIO-COH)

†

DS refers to the logical OR of HCS, HDS1, and HDS2.

‡

HDx refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.).

GPIO refers to the HD pins when they are configured as general-purpose input/outputs.

HAD

refers to HCNTL0, HCNTL1, and H/RW.

When the HAS (always high), this timing refers to the falling edge of DS.

Setup time, HBIL and HAD valid before DS low or before HAS low Hold time, HBIL and HAD valid after DS low or after HAS low

Setup time, HAS low before DS low 10 ns Pulse duration, DS low 20 ns Pulse duration, DS high 10 ns Setup time, HDx valid before DS high, HPI write 2 ns Hold time, HDx valid after DS high, HPI write 3 ns Setup time, HDx input valid before CLKOUT high, HDx configured as general-purpose input 6 ns Hold time, HDx input valid after CLKOUT high, HDx configured as general-purpose input 0 ns

signal is used to latch the control signals, this timing refers to the falling edge of the HAS signal. Otherwise, when HAS is not used

¶#

TMS320VC5402

MIN MAX UNIT

5 ns 5 ns

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

HPI8 timing (continued)

Second Byte First Byte Second Byte

HAS

HAD

su(HBV-DSL)

†

Valid

su(HSL-DSL)

h(DSL-HBV)

Valid

HBIL

HCS

HDS

HRDY

HD READ

su(HBV-DSL)

en(DSL-HD)

d(DSL-HDV2)

Valid

‡

d(DSH-HYL)

w(DSH)

h(DSH-HDV)R

h(DSL-HBV)

d(DSH-HYH)

d(DSL-HDV1)

‡

w(DSL)

Valid Valid

su(HDV-DSH)

HD WRITE

CLKOUT

†

HAD refers to HCNTL0, HCNTL1, and HR/W.

‡

When HAS

is not used (HAS always high)

Valid

Figure 34. Using HDS to Control Accesses (HCS Always Low)

v(HYH-HDV)

h(DSH-HDV)W

Valid

d(COH-HYH)

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

Valid

HPI8 timing (continued)

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

HCS

HDS

HRDY

Second Byte

CLKOUT

HINT

First Byte

d(HCS-HRDY)

Figure 35. Using HCS to Control Accesses

d(COH-HTX)

Figure 36. HINT Timing

Second Byte

CLKOUT

su(GPIO-COH)

h(GPIO-COH)

GPIOx Input Mode

GPIOx Output Mode

†

GPIOx refers to HD0, HD1, HD2, ...HD7, when the HD bus is configured for general-purpose input/output (I/O).

†

d(COH-GPIO)

†

Figure 37. GPIOx† Timings

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

TMS320VC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

MECHANICAL DATA

PGE (S-PQFP-G144) PLASTIC QUAD FLATPACK

109

144

1,45 1,35

108

0,27

0,17

0,50

17,50 TYP

20,20

19,80 22,20

21,80

0,05 MIN

0,08

0,25

0,75 0,45

0,13 NOM

Gage Plane

0°–7°

1,60 MAX

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-136

PARAMETER

ΘJA

ΘJC

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

Seating Plane

0,08

4040147/B 10/94

Thermal Resistance Characteristics

°C/W

TMS320VC5402

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS079D – OCTOBER 1998 – REVISED JANUARY 2000

MECHANICAL DATA

GGU (S-PBGA-N144) PLASTIC BALL GRID ARRAY PACKAGE

0,95 0,85

12,10 11,90

1,40 MAX

L K J H G F E D C B A

Seating Plane

0,80

42 3

9,60 TYP

0,80

12 1310 118967

0,12 0,08

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. MicroStar BGA configuration

MicroStar BGA is a trademark of Texas Instruments Incorporated.

0,55 0,45

0,08

Thermal Resistance Characteristics

PARAMETER

ΘJA

ΘJC

0,45 0,35

0,10

4073221/A 11/96

°C/W

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

IMPORTANT NOTICE

T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICA TIONS USING SEMICONDUCT OR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICA TIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERST OOD TO BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Texas Instruments TMX320VC5402PGE100, TMX320VC5402GGU100, TMS320VC5402PGE100, TMS320VC5402GGU100 Datasheet

Specifications and Main Features

Frequently Asked Questions

User Manual