•Digital Output: SMBus™, Two-Wire, and I2C
Interface Compatibility
•NIST Traceable
2Applications
•Portable and Battery-Powered Applications
•Power-supply Temperature Monitoring
•Computer Peripheral Thermal Protection
•Notebook Computers
•Battery Management
•Office Machines
•Thermostat Controls
•Electromechanical Device Temperatures
•General Temperature Measurements:
– Industrial Controls
– Test Equipment
– Medical Instrumentations
Simplified Schematic
The TMP102 device is a digital temperature sensor
ideal for NTC/PTC thermistor replacement where high
accuracy is required. The device offers an accuracy
of ±0.5°C without requiring calibration or external
component signal conditioning. Device temperature
sensors are highly linear and do not require complex
calculationsorlookuptablestoderivethe
temperature.Theon-chip12-bitADCoffers
resolutions down to 0.0625°C.
The 1.6-mm × 1.6-mm SOT563 package is 68%
smaller footprint than an SOT-23 package. The
TMP102 device features SMBus™, two-wire and I2C
interface compatibility, and allows up to four devices
on one bus. The device also features an SMBus alert
function. The device is specified to operate over
supply voltages from 1.4 to 3.6 V with the maximum
quiescent current of 10 µA over the full operating
range.
The TMP102 device is ideal for extended temperature
measurementinavarietyofcommunication,
computer, consumer, environmental, industrial, and
instrumentation applications. The device is specified
for operation over a temperature range of –40°C to
125°C.
The TMP102 production units are 100% tested
against sensors that are NIST-traceable and are
verified with equipment that are NIST-traceable
through ISO/IEC 17025 accredited calibrations.
Device Information
PART NUMBERPACKAGEBODY SIZE (NOM)
TMP102SOT563 (6)1.60 mm × 1.20 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
(1)
TMP102
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision E (April 2015) to Revision FPage
•Added TI Design .................................................................................................................................................................... 1
•Added NIST Features bullet .................................................................................................................................................. 1
•Added last paragraph of Description section ......................................................................................................................... 1
Changes from Revision D (December 2014) to Revision EPage
•Changed the MAX value for the Supply voltage from 3.6 to 4 in the Absolute Maximum Ratings table............................... 3
•Changed MIN, TYP, and MAX values for the Temperature Accuracy (temperature error) parameter.................................. 4
•Changed the frequency from 2.85 to 3.4 MHz in the POWER SUPPLY section of the Electrical Characteristics table ....... 5
•Changed the Temperature Error vs Temperature graph in the Typical Characteristics section............................................ 6
•Changed the Temperature Error at 25°C graph in the Typical Characteristics section......................................................... 6
Changes from Revision C (October 2012) to Revision DPage
•Added Handling Rating table, Feature Description section, Device Functional Modes, Application and
Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation
Support section, and Mechanical, Packaging, and Orderable Information section ............................................................... 3
•Changed parameters in Timing Requirements ...................................................................................................................... 5
Changes from Revision B (October 2008) to Revision CPage
•Changed values for Data Hold Time parameter in Timing Requirements .......................................................................... 11
1SCLISerial clock. Open-drain output; requires a pullup resistor.
2GND—Ground
3ALERTOOvertemperature alert. Open-drain output; requires a pullup resistor.
4ADD0IAddress select. Connect to GND or V+
5V+ISupply voltage, 1.4 V to 3.6 V
6SDAI/OSerial data. Open-drain output; requires a pullup resistor.
I/ODESCRIPTION
TMP102
6Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
Supply Voltage4V
Input Voltage
Output voltage3.6V
Operating temperature–55150°C
Junction temperature150°C
Storage temperature, T
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not supported.
(2) Input voltage rating applies to all TMP102 input voltages.
(2)
stg
6.2 Handling Ratings
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001
V
(ESD)
(1) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows
(2) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe
Electrostatic dischargeCharged-device model (CDM), per JEDEC specification JESD22-C101
Machine model (MM)±200
safe manufacturing with a standard ESD control process.
manufacturing with a standard ESD control process.
The TMP102 device is a digital temperature sensor that is optimal for thermal-management and thermalprotection applications. The TMP102 device is two-wire, SMBus and I2C interface-compatible. The device is
specified over an operating temperature range of –40°C to 125°C. See Functional Block Diagram for a block
diagram of the TMP102 device.
The temperature sensor in the TMP102 device is the chip itself. Thermal paths run through the package leads as
well as the plastic package. The package leads provide the primary thermal path because of the lower thermal
resistance of the metal.
An alternative version of the TMP102 device is available. The TMP112 device has highest accuracy, the same
micro-package, and is pin-to-pin compatible.
1.2 × 1.6 × 0.60.0625°C1°C: (-40°C to 125°C)
SOT56312 bit2°C: (25°C to 85°C)
1.2 × 1.6 × 0.60.0625°C3°C: (-40°C to 125°C)
SUPPLYSUPPLYSPECIFIED
(MIN)(MAX)DRIFT SLOPE
7.2 Functional Block Diagram
7.3 Feature Description
7.3.1 Digital Temperature Output
The digital output from each temperature measurement is stored in the read-only temperature register. The
temperature register of the TMP102 device is configured as a 12-bit, read-only register (configuration register EM
bit = 0, see the Extended Mode (EM) section), or as a 13-bit, read-only register (configuration register EM bit = 1)
that stores the output of the most recent conversion. Two bytes must be read to obtain data and are listed in
Table 8 and Table 9. Byte 1 is the most significant byte (MSB), followed by byte 2, the least significant byte
(LSB). The first 12 bits (13 bits in extended mode) are used to indicate temperature. The least significant byte
does not have to be read if that information is not needed. The data format for temperature is summarized in
Table 2 and Table 3. One LSB equals 0.0625°C. Negative numbers are represented in binary twos-complement
format. Following power-up or reset, the temperature register reads 0°C until the first conversion is complete. Bit
D0 of byte 2 indicates normal mode (EM bit = 0) or extended mode (EM bit = 1) , and can be used to distinguish
between the two temperature register data formats. The unused bits in the temperature register always read 0.
(1) The resolution for the Temp ADC in Internal Temperature mode is 0.0625°C/count.
Table 2 does not list all temperatures. Use the following rules to obtain the digital data format for a given
temperature or the temperature for a given digital data format.
To convert positive temperatures to a digital data format:
1. Divide the temperature by the resolution
2. Convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.
Example: (50°C) / (0.0625°C / LSB) = 800 = 320h = 0011 0010 0000
To convert a positive digital data format to temperature:
1. Convert the 12-bit, left-justified binary temperature result, with the MSB = 0 to denote a positive sign, to a
decimal number.
2. Multiply the decimal number by the resolution to obtain the positive temperature.
Example: 0011 0010 0000 = 320h = 800 × (0.0625°C / LSB) = 50°C
To convert negative temperatures to a digital data format:
1. Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a
12-bit, left-justified format.
2. Generate the twos complement of the result by complementing the binary number and adding one. Denote a
negative number with MSB = 1.
To convert a negative digital data format to temperature:
1. Generate the twos compliment of the 12-bit, left-justified binary number of the temperature result (with MSB
= 1, denoting negative temperature result) by complementing the binary number and adding one. This
represents the binary number of the absolute value of the temperature.
2. Convert to decimal number and multiply by the resolution to get the absolute temperature, then multiply by
–1 for the negative sign.
The TMP102 device operates as a slave device only on the two-wire bus and SMBus. Connections to the bus
are made through the open-drain I/O lines, SDA and SCL. The SDA and SCL pins feature integrated spike
suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The TMP102
device supports the transmission protocol for both fast (1 kHz to 400 kHz) and high-speed (1 kHz to 2.85 MHz)
modes. All data bytes are transmitted MSB first.
7.3.3 Bus Overview
The device that initiates the transfer is called a master, and the devices controlled by the master are called
slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus
access, and generates the START and STOP conditions.
To address a specific device, a START condition is initiated, indicated by pulling the data-line (SDA) from a high
to low logic level when SCL is high. All slaves on the bus shift in the slave address byte on the rising edge of the
clock, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the
slave being addressed responds to the master by generating an acknowledge and by pulling SDA pin low.
A data transfer is then initiated and sent over eight clock pulses followed by an acknowledge bit. During the data
transfer the SDA pin must remain stable when SCL is high, because any change in SDA pin when SCL pin is
high is interpreted as a START signal or STOP signal.
When all data have been transferred, the master generates a STOP condition indicated by pulling SDA pin from
low to high, when the SCL pin is high.
7.3.4 Serial Bus Address
To communicate with the TMP102, the master must first address slave devices via a slave address byte. The
slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or
write operation.
The TMP102 features an address pin to allow up to four devices to be addressed on a single bus. Table 4
describes the pin logic levels used to properly connect up to four devices.
Accessing a particular register on the TMP102 device is accomplished by writing the appropriate value to the
pointer register. The value for the pointer register is the first byte transferred after the slave address byte with the
R/W bit low. Every write operation to the TMP102 device requires a value for the pointer register (see Figure 8).
When reading from the TMP102 device, the last value stored in the pointer register by a write operation
determines which register is read by a read operation. To change the register pointer for a read operation, a new
value must be written to the pointer register. This action is accomplished by issuing a slave address byte with the
R/W bit low, followed by the pointer register byte. No additional data are required. The master then generates a
START condition and sends the slave address byte with the R/W bit high to initiate the read command. See
Figure 7 for details of this sequence. If repeated reads from the same register are desired, continually sending
the Pointer Register bytes is not necessary because the TMP102 remembers the Pointer Register value until it is
changed by the next write operation.
Register bytes are sent with the most significant byte first, followed by the least significant byte.
7.3.6 Slave Mode Operations
The TMP102 can operate as a slave receiver or slave transmitter. As a slave device, the TMP102 never drives
the SCL line.
7.3.6.1 Slave Receiver Mode
The first byte transmitted by the master is the slave address, with the R/W bit low. The TMP102 then
acknowledges reception of a valid address. The next byte transmitted by the master is the pointer register. The
TMP102 then acknowledges reception of the pointer register byte. The next byte or bytes are written to the
register addressed by the pointer register. The TMP102 acknowledges reception of each data byte. The master
can terminate data transfer by generating a START or STOP condition..
7.3.6.2 Slave Transmitter Mode
The first byte transmitted by the master is the slave address, with the R/W bit high. The slave acknowledges
reception of a valid slave address. The next byte is transmitted by the slave and is the most significant byte of
the register indicated by the pointer register. The master acknowledges reception of the data byte. The next byte
transmitted by the slave is the least significant byte. The master acknowledges reception of the data byte. The
master terminates data transfer by generating a Not-Acknowledge on reception of any data byte, or generating a
START or STOP condition.
7.3.7 SMBus Alert Function
The TMP102 device supports the SMBus alert function. When the TMP102 device operates in Interrupt Mode
(TM = 1), the ALERT pin can be connected as an SMBus alert signal. When a master senses that an ALERT
condition is present on the ALERT line, the master sends an SMBus alert command (0001 1001) to the bus. If
the ALERT pin is active, the device acknowledges the SMBus alert command and responds by returning the
slave address on the SDA line. The eighth bit (LSB) of the slave address byte indicates if the ALERT condition
was caused by the temperature exceeding T
temperature is greater than or equal to T
HIGH
or falling below T
HIGH
. For POL = 0, the LSB is low if the
LOW
; this bit is high if the temperature is less than T
. The polarity of
LOW
this bit is inverted if POL = 1. See Figure 10 for details of this sequence.
If multiple devices on the bus respond to the SMBus alert command, arbitration during the slave address portion
of the SMBus alert command determines which device clears the ALERT status. The device with the lowest twowire address wins the arbitration. If the TMP102 device wins the arbitration, its ALERT pin inactivates at the
completion of the SMBus alert command. If the TMP102 device loses the arbitration, its ALERT pin remains
active.