2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
D
Four 10-Bit D/A Converters
D
Programmable Settling Time
of 3 µs or 9 µs Typ
D
TMS320, (Q)SPI, and Microwire
Compatible Serial Interface
D
Internal Power-On Reset
D
Low Power Consumption:
5.5 mW, Slow Mode – 5-V Supply
3.3 mW, Slow Mode – 3-V Supply
D
Reference Input Buffers
D
Voltage Output Range ...2× the Reference
Input Voltage
D
Monotonic Over Temperature
D
Dual 2.7-V to 5.5-V Supply (Separate Digital
and Analog Supplies)
description
The TL V5604 is a quadruple 10-bit voltage output
digital-to-analog converter (DAC) with a flexible
4-wire serial interface. The 4-wire serial interface
allows glueless interface to TMS320, SPI, QSPI,
and Microwire serial ports. The TLV5604 is
programmed with a 16-bit serial word comprised
of a DAC address, individual DAC control bits, and
a 10-bit DAC value.
SLAS176B – DECEMBER 1997 – REVISED JUL Y 2002
WITH POWER DOWN
D
Hardware Power Down (10 nA)
D
Software Power Down (10 nA)
D
Simultaneous Update
applications
D
Battery Powered Test Instruments
D
Digital Offset and Gain Adjustment
D
Industrial Process Controls
D
Machine and Motion Control Devices
D
Communications
D
Arbitrary Waveform Generation
D OR PW PACKAGE
(TOP VIEW)
DV
DD
PD
LDAC
DIN
SCLK
CS
FS
DGND
16
1
15
2
14
3
13
4
12
5
11
6
10
7
8
9
AV
DD
REFINAB
OUTA
OUTB
OUTC
OUTD
REFINCD
AGND
TLV5604
The device has provision for two supplies: one digital supply for the serial interface (via pins DV
and one for the DACs, reference buffers and output buffers (via pins AV
and AGND). Each supply is
DD
and DGND),
DD
independent of the other, and can be any value between 2.7 V and 5.5 V. The dual supplies allow a typical
application where the DAC will be controlled via a microprocessor operating on a 3-V supply (also used on pins
DV
and DGND), with the DACs operating on a 5-V supply . Of course, the digital and analog supplies can be
DD
tied together.
The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer . The buffer features a Class AB
output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode
makes it ideal for single voltage, battery based applications. The settling time of the DAC is programmable to
allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits
within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD
terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow
DACs A and B to have a different reference voltage then DACs C and D.
The device, implemented with a CMOS process, is available in 16-terminal SOIC and TSSOP packages. The
TL V5604C is characterized for operation from 0°C to 70°C. The TLV5604I is characterized for operation from
–40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
SPI and QSPI are trademarks of Motorola, Inc.
Microwire is a trademark of National Semiconductor Corporation.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 2002, Texas Instruments Incorporated
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
1
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
AVAILABLE OPTIONS
PACKAGE
functional block diagram
T
A
0°C to 70°CTLV5604CDTLV5604CPW
–40°C to 85°CTLV5604IDTLV5604IPW
SOIC
(D)
TSSOP
(PW)
REFINAB
SCLK
AV
DD
15161
DAC A
+
_
10-Bit
DAC
Latch
2-Bit
Control
Data
Latch
DAC B
DIN
FS
CS
4
7
5
6
Power-On
Reset
Serial
Input
Register
2
DAC
Select/
Control
Logic
14
14-Bit
Data
and
Control
Register
10
2
DV
DD
10
2
Power Down/
Speed Control
x2
13
14
OUTA
OUTB
REFINCD
2
9
AGND
8
DGND
32
LDAC
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
DAC C
DAC D
PD
12
11
OUTC
OUTD
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
3
TLV5604
Supply voltage, AV
DV
V
High-level digital input voltage, V
V
Low-level digital input voltage, V
V
Reference voltage, V
to REFINAB, REFINCD terminal
V
Operating free-air temperature
°C
PSRR
Power supply rejection ratio
See Notes 8 and 9
dB
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
recommended operating conditions
MINNOMMAXUNIT
pp
Load resistance, R
Load capacitance, C
Serial clock rate, SCLK20MHz
p
NOTE 1: Voltages greater than AVDD/2 will cause output saturation for large DAC codes.
p
DD
p
L
L
ref
,
DD
IH
IL
p
electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted)
Resolution10bits
Integral nonlinearity (INL), end point adjustedSee Note 2±1LSB
Differential nonlinearity (DNL)See Note 3±0.1±1LSB
E
ZS
E
G
NOTES: 2. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error , is the maximum deviation of the output
Zero scale error (offset error at zero scale)See Note 4±12mV
Zero scale error temperature coefficientSee Note 510ppm/°C
min
).
%of FS
voltage
Gain errorSee Note 6±0.6
Gain error temperature coefficientSee Note 710ppm/°C
pp
from the line between zero and full scale excluding the effects of zero code and full-scale errors.
3. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal
1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains
constant) as a change in the digital input code.
4. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
5. Zero-scale-error temperature coefficient is given by: EZS TC = [EZS (T
6. Gain error is the deviation from the ideal output (2V
7. Gain temperature coefficient is given by: EG TC = [EG(T
8. Zero-scale-error rejection ratio (EZS–RR) is measured by varying the AVDD from 5 ±0.5 V and 3 ±0.3 V dc, and measuring the
proportion of this signal imposed on the zero-code output voltage.
9. Gain-error rejection ratio (EG-RR) is measured by varying the AVDD from 5 ±0.5 V and 3 ±0.3 V dc and measuring the proportion
of this signal imposed on the full-scale output voltage after subtracting the zero scale change.
Zero scale gain
Gain
) – EZS (T
– 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error .
ref
max
) – EG (T
max
min
)]/V
× 106/(T
ref
min
)]/V
max
ref
– T
× 106/(T
).
min
–80
–80
max
– T
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Reference input bandwidth
REFIN
V
1.024 V dc
MHz
5-V supply
load, Clock running
mA
IDDPower supply current
3-V supply
load, Clock running
mA
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted) (continued)
individual DAC output specifications
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
V
O
reference input (REFINAB, REFINCD)
V
I
R
I
C
I
NOTES: 10. Reference input voltages greater than VDD/2 will cause output saturation for large DAC codes.
Voltage outputRL = 10 kΩ0AVDD–0.4V
Output load regulation accuracyRL = 2 kΩ vs 10 kΩ0.10.25
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
Input voltage rangeSee Note 100AVDD–1.5V
Input resistance10MΩ
Input capacitance5pF
Reference feed through
p
11. Reference feedthrough is measured at the DAC output with an input code = 000 hex and a V
input = 1.024 Vdc + 1 Vpp at 1 kHz.
REFIN = 1 Vpp at 1 kHz + 1.024 V dc
(see Note 11)
= 0.2
pp
+
–75dB
Slow0.5
Fast1
ref(REFINAB or REFINCD)
TLV5604
% of FS
voltage
digital inputs (D0–D11, CS, WEB, LDAC, PD)
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
I
IH
I
IL
C
I
High-level digital input currentVI = DV
Low-level digital input currentVI = 0 V±1µA
Input capacitance3pF
power supply
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
pp
Power down supply current,
See Figure 12
pp
pp
, No
, No
DD
Slow1.42.2
Fast3.55.5
Slow11.5
Fast34.5
±1µA
10nA
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5
TLV5604
SR
Output slew rate
V
10% to 90%
tsOutput settling time
,
L
,
s
t
Output settling time, code to code
,
L
,
s
S,
f
s
400 KSPS
C
L
100 pF
R
L
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
electrical characteristics over recommended operating free-air temperature range
(unless otherwise noted) (continued)
analog output dynamic performance
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
p
p
s(c)
SNRSignal-to-noise ratio
S/(N+D)Signal to noise + distortion
THDTotal harmonic Distortion
SFDRSpurious free dynamic range
NOTES: 12. Settling time is the time for the output signal to remain within ± 0.5LSB of the final measured value for a digital input code change
p
Glitch energyCode transition from 7FF to 80010nV-sec
of 020 hex to 3FF hex or 3FF hex to 020 hex.
13. Settling time is the time for the output signal to remain within ± 0.5LSB of the final measured value for a digital input code change
of one count, 1FF hex to 200 hex.
14. Limits are ensured by design and characterization, but are not production tested.
CL = 100 pF, RL = 10 kΩ,
=
O
V
= 2.048 V, 1024 V
ref
To ± 0.5 LSB, C
RL = 10 kΩ, See Notes 12 and 14
To ± 0.5 LSB, C
RL = 10 kΩ, See Note 13
Sinewave generated by DAC,
Reference voltage = 1.024 at 3 V and 2.048 at 5 V ,
= 400 KSP
=
f
f
= 1.1 kHz sinewave,
OUT
=
BW = 20 kHz
p
,
,
,
= 100 pF,
= 100 pF,
= 10 kΩ,
Fast5V/µs
Slow1V/µs
Fast2.54
Slow8.518
Fast1
Slow2
68
65
–68
70
µ
µ
dB
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
7
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
TYPICAL CHARACTERISTICS
LOAD REGULATION
0.35
VDD = 5 V,
V
= 2 V,
0.30
0.25
0.20
0.15
– Output Voltage – V
O
0.10
V
0.05
REF
VO = Full Scale
5 V Slow Mode, Sink
5 V Fast Mode, Sink
0
00.02 0.04 0.10.2 0.41
Load Current – mA
Figure 2
LOAD REGULATION
4.002
0.8
24
LOAD REGULATION
0.20
VDD = 3 V,
0.18
V
= 1 V,
REF
VO = Full Scale
0.16
0.14
0.12
0.10
0.08
– Output Voltage – V
0.06
O
V
0.04
0.02
0
00.01 0.02 0.05 0.10.2 0.5
3 V Fast Mode, Sink
Load Current – mA
Figure 3
3 V Slow Mode, Sink
0.8
12
3.998
3.996
3.994
3.992
– Output Voltage – V
3.988
3.986
3.984
4.00
3.99
Load Current
Figure 4
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
TYPICAL CHARACTERISTICS
SUPPLY CURRENT
TEMPERATURE
4
VDD = 3 V,
V
= 1.024 V,
REF
3.5
VO = Full Scale
3
2.5
2
– Supply Current – mA
1.5
DD
I
1
0.5
–40–200204060
T – Temperature – °C
Figure 6
vs
Fast Mode
Slow Mode
80100
– Supply Current – mA
DD
I
3.5
2.5
1.5
0.5
SUPPLY CURRENT
vs
TEMPERATURE
4
Fast Mode
3
2
Slow Mode
1
T – Temperature – °C
Figure 7
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
9
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
TYPICAL CHARACTERISTICS
TOTAL HARMONIC DISTORTION AND NOISE
vs
FREQUENCY
0
V
= 1 V dc + 1 V p/p Sinewave,
ref
Output Full Scale
Fast Mode
051020
f – Frequency – kHz
3050100
THD – Total Harmonic Distortion And Noise – dB
–10
–20
–30
––40
–50
–60
–70
–80
Figure 10
(WHEN ENTERING POWER-DOWN MODE)
4000
–10
–20
–30
––40
–50
–60
–70
THD – Total Harmonic Distortion And Noise – dB
–80
SUPPLY CURRENT
vs
TIME
TOTAL HARMONIC DISTORTION AND NOISE
vs
FREQUENCY
0
V
= 1 V dc + 1 V p/p Sinewave,
ref
Output Full Scale
Slow Mode
051020
f – Frequency – kHz
3050100
Figure 11
3500
3000
Aµ
2500
2000
1500
– Supply Current –
DD
1000
I
500
0
0200400600
8001000
t – Time – ns
Figure 12
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
TYPICAL CHARACTERISTICS
INL – Integral Nonlinearity – LSB
0.2
0
–0.2
–0.4
–0.6
064128 192 256 320 384
INTEGRAL NONLINEARITY
VDD = 5 V, Vref = 2 V,
CLK = 1 MHz
448 512704
Digital Code
576 640768 832
Figure 13
896 960
1024
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
11
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
general function
The TL V5604 is a 10-bit single supply DAC based on a resistor string architecture. The device consists of a serial
interface, speed and power-down control logic, a reference input buffer , a resistor string, and a rail-to-rail output
buffer.
The output voltage (full scale determined by external reference) is given by:
2REF
CODE
Where REF is the reference voltage and CODE is the digital input value within the range of 0
[V]
n
2
to 2n–1, where
10
n=10 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the dataformat section. A power-on reset initially resets the internal latches to a defined state (all bits zero).
serial interface
Explanation of data transfer: First, the device has to be enabled with CS set to low . Then, a falling edge of FS
starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK.
After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which
updates the voltage output to the new level.
The serial interface of the TLV5604 can be used in two basic modes:
D
Four wire (with chip select)
D
Three wire (without chip select)
Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of
the data source (DSP or microcontroller). The interface is compatible with the TMS320 family . Figure 15 shows
an example with two TLV5604s connected directly to a TMS320 DSP.
TLV5604
CS
FS DIN SCLK
TLV5604
CS
FS DIN SCLK
12
TMS320
DSP
XF0
XF1
FSX
DX
CLKX
Figure 15. TMS320 Interface
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
serial interface (continued)
If there is no need to have more than one device on the serial bus, then CS can be tied low. Figure 16 shows
an example of how to connect the TLV5604 to a TMS320, SPI, or Microwire port using only three pins.
TLV5604
TMS320
DSP
FSX
DX
CLKX
TLV5604
FS
DIN
SCLK
CS
SPI
SS
MOSI
SCLK
TLV5604
FS
DIN
SCLK
CS
Microwire
I/O
SO
SK
TLV5604
FS
DIN
SCLK
CS
Figure 16. Three-Wire Interface
Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling
edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must
be performed to program the TLV5604. After the write operation(s), the DAC output is updated automatically
on the next positive clock edge following the sixteenth falling clock edge.
serial clock frequency and update rate
The maximum serial clock frequency is given by:
f
SCLKmax
+
t
wH(min)
The maximum update rate is:
f
UPDATEmax
+
16
ǒ
1
)
t
wL(min)
t
wH(min)
1
)
+
20 MHz
t
wL(min)
+
Ǔ
1.25 MHz
Note that the maximum update rate is a theoretical value for the serial interface since the settling time of the
TLV5604 has to be considered also.
data format
The 16-bit data word for the TLV5604 consists of two parts:
D
Control bits(D15 . . . D12)
D
New DAC value(D11 ...D0)
D15D14D13D12D11D10D9D8D7D6D5D4D3D2D1D0
A1A0PWRSPDNew DAC value (10 bits)XX
X: don’t care
SPD: Speed control bit.1 → fast mode0 → slow mode
PWR: Power control bit.1 → power down0 → normal operation
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
13
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
In power down mode, all amplifiers within the TLV5604 are disabled. A particular DAC (A, B, C, D) of the
TLV5604 is selected by A1 and A0 within the input word.
A1A0DAC
00A
01B
10C
11D
TLV5604 interfaced to TMS320C203 DSP
Hardware interfacing
Figure 17 shows an example of how to connect the TLV5604 to a TMS320C203 DSP. The serial port is
configured in burst mode, with FSX generated by the TMS320C203 to provide the Frame Sync (FS) input to
the TLV5604. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The
general-purpose input/output port bits IO0 and IO1 are used to generate the Chip Select (CS
Update (LDAC
) inputs to the TL V5604. The active low Power Down (PD) is pulled high all the time to ensure
the DACs are enabled.
TMS320C203
TLV5604
) and DAC Latch
DX
CLKX
FSX
I/O 0
I/O 1
REF
SDIN
SCLK
FS
CS
LDAC
REFINAB
REFINCD
V
DD
PD
VOUTA
VOUTB
VOUTC
VOUTD
V
SS
Figure 17. TL V5604 Interfaced with TMS320C203
Software
The application example generates a differential in-phase (sine) signal between the VOUT A and VOUTB pins,
and it is quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.
The on-chip timer is used to generate interrupts at a fixed frequency . The related interrupt service routine pulses
LDAC low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The
samples are stored in a look-up table, which describes two full periods of a sine wave.
The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS
pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the
tsu(C16-FS) timing requirement will occur. T o avoid this, the program waits until the transmission of the previous
word has been completed.
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
; Processor: TMS320C203 runnning at 40 MHz;
; Description:
;
; This program generates a differential in-phase (sine) on (OUTA–OUTB) and it’s
; quadrature (cosine) as a differential signal on (OUTC–OUTD).
;
; The DAC codes for the signal samples are stored as a table of 64 12–bit values,
; describing 2 periods of a sine function. A rolling pointer is used to address the
; table location in the first period of this waveform, from which the DAC A samples are
; read. The samples for the other 3 DACs are read at an offset to this rolling pointer:
; DACFunctionOffset from rolling pointer;
; Asine 0
; Binverse sine 16
; Ccosine 8
; Dinverse cosine 24
;
; The on-chip timer is used to generate interrupts at a fixed rate. The interrupt
; service routine first pulses LDAC low to update all DACs simultaneously with the
; values which were written to them in the previous interrupt. Then all 4 DAC values are
; fetched and written out through the synchronous serial interface. Finally, the
; rolling pointer is incremented to address the next sample, ready for the next
; interrupt.
;
; 1998, Texas Instruments Incorporated
;––––––––– constants –––––––––––––––––––––––
; DAC control bits to be OR’ed onto data
; all fast mode
DACa_control.equ01000h
DACb_control.equ05000h
DACc_control.equ09000h
DACd_control.equ0d000h
;––––––––––– tables ––––––––––––––––––––––––––––––––
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; set up the timer
; timer period set by values in PRD and TDDR
; period = (CLKOUT1 period) × (1+PRD) × (1+TDDR)
; examples for TMS320C203 with 40 MHz main clock
; Timer rate TDDRPRD
; 80 kHz 9 24 (18h)
; 50 kHz 9 39 (27h)
;–––––––––––––––––––––––––––––––––––––––––––––––––––
prd_val.equ0018h
tcr_val.equ0029h
splk#0000h, temp; clear timer
outtemp, TIM
splk#prd_val, temp; set PRD
outtemp, PRD
splk#tcr_val, temp; set TDDR, and TRB=1 for auto-reload
outtemp, TCR
;–––––––––––––––––––––––––––––––––––––––––––––––––––
; Configure IO0/1 as outputs to be :
; IO0 CS– and set high
; IO1 LDAC– and set high
;–––––––––––––––––––––––––––––––––––––––––––––––––––
intemp, ASPCR; configure as output
lacltemp
or#0003h
sacltemp
outtemp, ASPCR
intemp, IOSR; set them high
lacltemp
or#0003h
sacltemp
outtemp, IOSR
;–––––––––––––––––––––––––––––––––––––––––––––––––––
; set up serial port for
; SSPCR.TXM=1Transmit mode – generate FSX
; SSPCR.MCM=1Clock mode – internal clock source
; SSPCR.FSM=1Burst mode
;–––––––––––––––––––––––––––––––––––––––––––––––––––
splk#0000Eh, temp
outtemp, SSPCR; reset transmitter
splk#0002Eh, temp
outtemp, SSPCR
;–––––––––––––––––––––––––––––––––––––––––––––––––––
; reset the rolling pointer
;–––––––––––––––––––––––––––––––––––––––––––––––––––
bnext
;–––––––––––––––––––––––––––––––––––––––––––––––––––
; all else fails stop here
;–––––––––––––––––––––––––––––––––––––––––––––––––––
donebdone;hang there
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
TLV5604
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
17
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Interrupt Service Routines
;–––––––––––––––––––––––––––––––––––––––––––––––––––
int1ret; do nothing and return
int23ret; do nothing and return
timer_isr:
iniosr_stat, IOSR ; store IOSR value into variable space
lacliosr_stat ; load acc with iosr status
and#0FFFDh ; reset IO1 – LDAC low
sacltemp;
outtemp, IOSR ;
or#0002h; set IO1 – LDAC high
sacltemp;
outtemp, IOSR;
and#0FFFEh; reset IO0 – CS low
sacltemp;
outtemp, IOSR;
laclr_ptr; load rolling pointer to accumulator
add#sinevals; add pointer to table start
saclDACa_ptr; to get a pointer for next DAC a sample
add#08h; add 8 to get to DAC C pointer
saclDACc_ptr
add#08h; add 8 to get to DAC B pointer
saclDACb_ptr
add#08h; add 8 to get to DAC D pointer
saclDACd_ptr
mar*,ar0; set ar0 as current AR
––––––––––––––––––––––––––––––––––––––
; DAC A
larar0, DACa_ptr; ar0 points to DAC a sample
lacl*; get DAC a sample into accumulator
or#DACa_control ; OR in DAC A control bits
sacltemp;
outtemp, SDTR; send data
;–––––––––––––––––––––––––––––––––––––––––––––––––––
; We must wait for transmission to complete before writing next word to the SDTR.
; TLV5604 interface does not allow the use of burst mode with the full packet rate, as
; we need a CLKX –ve edge to clock in last bit before FS goes high again, to allow SPI
; compatibility.
;–––––––––––––––––––––––––––––––––––––––––––––––––––
rpt#016h; wait long enough for this configuration
nop; of MCLK/CLKOUT1 rate
; DAC B
larar0, DACb_ptr; ar0 points to DAC a sample
lacl*; get DAC a sample into accumulator
or#DACb_control ; OR in DAC B control bits
sacltemp;
outtemp, SDTR; send data
rpt#016h; wait long enough for this configuration
nop; of MCLK/CLKOUT1 rate
––––––––––––––––––––––––––––––––––––––
––––––––––––––––––––––––––––––––––––––
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
; DAC C
larar0, DACc_ptr; ar0 points to DAC a sample
lacl*; get DAC a sample into accumulator
or#DACc_control ; OR in DAC C control bits
sacltemp;
outtemp, SDTR; send data
rpt#016h; wait long enough for this configuration
nop; of MCLK/CLKOUT1 rate
; DAC D
larar0, DACd_ptr; ar0 points to DAC a sample
lacl*; get DAC a sample into accumulator
or#DACd_control; OR in DAC D control bits
sacltemp;
outtemp, SDTR; send data
laclr_ptr; load rolling pointer to accumulator
add#1h; increment rolling pointer
and#001Fh; count 0–31 then wrap back round
saclr_ptr; store rolling pointer
rpt#016h; wait long enough for this configuration
nop; of MCLK/CLKOUT1 rate
; now take CS high again
lacliosr_stat; load acc with iosr status
or#0001h; set IO0 – CS high
sacltemp;
outtemp, IOSR;
clrcintm; re-enable interrupts
ret; return from interrupt
.end
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
19
TLV5604
®
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
TLV5604 interfaced to MCS
51 microcontroller
hardware interfacing
Figure 18 shows an example of how to connect the TLV5604 to an MCS
51 Microcontroller. The serial DAC
input data and external control signals are sent via I/O Port 3 of the controller. The serial data is sent on the RxD
line, with the serial clock output on the TxD line. Port 3 bits 3, 4, and 5 are configured as outputs to provide the
DAC latch update (LDAC
down pin (PD
) of the TLV5604 is pulled high to ensure that the DACs are enabled.
), chip select (CS) and frame sync (FS) signals for the TL V5604. The active low power
MCS
51
RxD
TxD
P3.3
P3.4
P3.4
REF
TLV5604
SDIN
SCLK
LDAC
CS
FS
REFINAB
REFINCD
V
DD
PD
VOUTA
VOUTB
VOUTC
VOUTD
V
SS
Figure 18. TLV5604 Interfaced with MCS51
software
The example is the same as for the TMS320C203 in this datasheet, but adapted for a MCS51 controller. It
generates a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and it’s quadrature
(cosine) signal as the differential signal between VOUTC and VOUTD.
The on-chip timer is used to generate interrupts at a fixed frequency . The related interrupt service routine pulses
low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The
LDAC
samples are stored as a look-up table, which describes one full period of a sine wave.
The serial port of the controller is used in Mode 0, which transmits 8 bits of data on RxD, accompanied by a
synchronous clock on TxD. Two writes concatenated together are required to write a complete word to the
TL V5604. The CS
and FS signals are provided in the required fashion through control of IO port 3, which has
bit addressable outputs.
MCS is a registered trademark of Intel Corporation.
20
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
; Processor: 80C51
;
; Description:
;
; This program generates a differential in–phase (sine) on (OUTA–OUTB) and it’s
; quadrature (cosine) as a differential signal on (OUTC–OUTD).
; 1998, Texas Instruments Incorporated
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
STACKSEGMENTIDATA
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Code start at address 0, jump to start
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
CSEGAT 0
LJMPstart; Execution starts at address 0 on power–up.
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Code in the timer0 interrupt vector
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
CSEGAT 0BH
LJMPtimer0isr ; Jump vector for timer 0 interrupt is 000Bh
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Global variables need space allocated
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
RSEGVAR1
Temp_ptr:DS1
rolling_ptr:DS1
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Interrupt service routine for timer 0 interrupts
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
RSEGISR
timer0isr:
PUSHPSW
PUSHACC
TLV5604
–––––––––
––––––
––––––
––––––
––––––
––––––
––––––
––––––
––––––
CLRINT1; pulse LDAC low
SETBINT1; to latch all 4 previous values at the same time
CLRT0; set CS low
; The signal to be output on each DAC is a sine function.
; One cycle of a sine wave is held in a table @ sinevals as 32 samples of msb,
; lsb pairs (64 bytes). We have one pointer which rolls round this table,
; rolling_ptr, incrementing by 2 bytes (1 sample) on each interrupt (at the end of
; this routine).
; The DAC samples are read at an offset to this rolling pointer:
; DAC FunctionOffset from rolling_ptr
; Asine0
; Binverse sine32
; Ccosine16
; Dinverse cosine48
MOVDPTR,#sinevals; set DPTR to the start of the table of sine signal values
MOVR7,rolling_ptr; R7 holds the pointer into the sine table
MOVA,R7; get DAC A msb
MOVCA,@A+DPTR; msb of DAC A is in the ACC
CLRT1; transmit it – set FS low
MOVSBUF,A; send it out the serial port
INCR7; increment the pointer in R7
MOVA,R7; to get the next byte from the table
MOVCA,@A+DPTR; which is the lsb of this sample, now in ACC
; 1st thing done in timer isr => fixed period
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
21
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
A_MSB_TX:
JNBTI,A_MSB_TX; wait for transmit to complete
CLRTI; clear for new transmit
MOVSBUF,A; and send out the lsb of DAC A
; DAC C next
; DAC C codes should be taken from 16 bytes (8 samples) further on in the sine table
; – this gives a cosine function
MOVA,R7; pointer in R7
ADDA,#0FH; add 15 – already done one INC
ANLA,#03FH; wrap back round to 0 if > 64
MOVR7,A; pointer back in R7
MOVCA,@A+DPTR; get DAC C msb from the table
ORLA,#01H; set control bits to DAC C address
A_LSB_TX:
JNBTI,A_LSB_TX; wait for DAC A lsb transmit to complete
SETBT1; toggle FS
CLRT1
CLRTI; clear for new transmit
MOVSBUF,A; and send out the msb of DAC C
INCR7; increment the pointer in R7
MOVA,R7; to get the next byte from the table
MOVCA,@A+DPTR; which is the lsb of this sample, now in ACC
C_MSB_TX:
JNBTI,C_MSB_TX; wait for transmit to complete
CLRTI; clear for new transmit
MOVSBUF,A; and send out the lsb of DAC C
; DAC B next
; DAC B codes should be taken from 16 bytes (8 samples) further on
; in the sine table – this gives an inverted sine function
MOVA,R7; pointer in R7
ADDA,#0FH; add 15 – already done one INC
ANLA,#03FH; wrap back round to 0 if > 64
MOVR7,A; pointer back in R7
MOVCA,@A+DPTR; get DAC B msb from the table
ORLA,#02H; set control bits to DAC B address
C_LSB_TX:
JNBTI,C_LSB_TX; wait for DAC C lsb transmit to complete
SETBT1; toggle FS
CLRT1
CLRTI; clear for new transmit
MOVSBUF,A; and send out the msb of DAC B
; get DAC B LSB
INCR7; increment the pointer in R7
MOVA,R7; to get the next byte from the table
MOVCA,@A+DPTR; which is the lsb of this sample, now in ACC
B_MSB_TX:
JNBTI,B_MSB_TX; wait for transmit to complete
CLRTI; clear for new transmit
MOVSBUF,A; and send out the lsb of DAC B
22
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
; DAC D next
; DAC D codes should be taken from 16 bytes (8 samples) further on in the sine table
; – this gives an inverted cosine function
MOVA,R7; pointer in R7
ADDA,#0FH; add 15 – already done one INC
ANLA,#03FH; wrap back round to 0 if > 64
MOVR7,A; pointer back in R7
MOVCA,@A+DPTR; get DAC D msb from the table
ORLA,#03H; set control bits to DAC D address
B_LSB_TX:
JNBTI,B_LSB_TX; wait for DAC B lsb transmit to complete
SETBT1; toggle FS
CLRT1
CLRTI; clear for new transmit
MOVSBUF,A; and send out the msb of DAC D
INCR7; increment the pointer in R7
MOVA,R7; to get the next byte from the table
MOVCA,@A+DPTR; which is the lsb of this sample, now in ACC
D_MSB_TX:
JNBTI,D_MSB_TX; wait for transmit to complete
CLRTI; clear for new transmit
MOVSBUF,A; and send out the lsb of DAC D
; increment the rolling pointer to point to the next sample
; ready for the next interrupt
MOVA,rolling_ptr
ADDA,#02H; add 2 to the rolling pointer
ANLA,#03FH; wrap back round to 0 if > 64
MOVrolling_ptr,A; store in memory again
D_LSB_TX:
JNB TI,D_LSB_TX; wait for DAC D lsb transmit to complete
CLRTI; clear for next transmit
SETBT1; FS high
SETBT0; CS high
POPACC
POPPSW
RETI
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Stack needs definition
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
RSEGSTACK
DS10h; 16 Byte Stack!
––––––
––––––
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
23
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
APPLICATION INFORMATION
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Main program code
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
RSEGMAIN
start:
MOVSP,#STACK–1; first set Stack Pointer
CLRA
MOVSCON,A; set serial port 0 to mode 0
MOVTMOD,#02H; set timer 0 to mode 2 – auto-reload
MOVTH0,#038H; set TH0 for 5 kHs interrupts
SETBINT1; set LDAC = 1
SETBT1; set FS = 1
SETBT0; set CS = 1
SETBET0; enable timer 0 interrupts
SETBEA; enable all interrupts
MOVrolling_ptr,A; set rolling pointer to 0
SETBTR0; start timer 0
––––––
always:
JMP always; while(1) !
RET
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
; Table of 32 sine wave samples used as DAC data
;–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
MECHANICAL DATA
D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
0.050 (1,27)
14
1
0.069 (1,75) MAX
A
0.020 (0,51)
0.014 (0,35)
0.010 (0,25)
0.004 (0,10)
DIM
8
7
PINS **
0.010 (0,25)
0.157 (4,00)
0.150 (3,81)
M
0.244 (6,20)
0.228 (5,80)
Seating Plane
0.004 (0,10)
8
14
0.008 (0,20) NOM
0°–8°
16
Gage Plane
0.010 (0,25)
0.044 (1,12)
0.016 (0,40)
A MAX
A MIN
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-012
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
0.197
(5,00)
0.189
(4,80)
0.344
(8,75)
0.337
(8,55)
0.394
(10,00)
0.386
(9,80)
4040047/D 10/96
25
TLV5604
2.7-V TO 5.5-V 10-BIT 3-µS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS
WITH POWER DOWN
SLAS176B – DECEMBER 1997 – REVISED JULY 2002
MECHANICAL DATA
PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PIN SHOWN
0,65
14
1
1,20 MAX
0,30
0,19
8
6,60
4,50
4,30
6,20
7
A
0,15
0,05
M
0,10
Seating Plane
0,10
0,15 NOM
Gage Plane
0,25
0°–8°
0,75
0,50
PINS **
DIM
A MAX
A MIN
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
8
3,10
2,90
14
5,10
4,90
16
5,10
20
6,60
6,404,90
24
7,90
7,70
28
9,80
9,60
4040064/E 08/96
26
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
13-Jun-2007
PACKAGING INFORMATION
Orderable DeviceStatus
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
TLV5604CDACTIVESOICD1640Green (RoHS &
no Sb/Br)
TLV5604CDG4ACTIVESOICD1640Green (RoHS &
no Sb/Br)
TLV5604CDRACTIVESOICD162500 Green (RoHS &
no Sb/Br)
TLV5604CDRG4ACTIVESOICD162500 Green (RoHS &
no Sb/Br)
TLV5604CPWACTIVETSSOPPW1690Green (RoHS &
no Sb/Br)
TLV5604CPWG4ACTIVETSSOPPW1690Green (RoHS &
no Sb/Br)
TLV5604CPWRACTIVETSSOPPW162000 Green (RoHS &
no Sb/Br)
TLV5604CPWRG4ACTIVETSSOPPW162000 Green (RoHS &
no Sb/Br)
TLV5604IDACTIVESOICD1640Green (RoHS &
no Sb/Br)
TLV5604IDG4ACTIVESOICD1640Green (RoHS &
no Sb/Br)
TLV5604IDRACTIVESOICD162500 Green (RoHS &
no Sb/Br)
TLV5604IDRG4ACTIVESOICD162500 Green (RoHS &
no Sb/Br)
TLV5604IPWACTIVETSSOPPW1690Green (RoHS &
no Sb/Br)
TLV5604IPWG4ACTIVETSSOPPW1690Green (RoHS &
no Sb/Br)
TLV5604IPWRACTIVETSSOPPW162000 Green (RoHS &
no Sb/Br)
TLV5604IPWRG4ACTIVETSSOPPW162000 Green (RoHS &
no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
(3)
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.