Texas Instruments TLC2933IPWR, TLC2933IPWLE Datasheet

TLC2933

HIGH-PERFORMANCE PHASE-LOCKED LOOP

SLAS136A – APRIL 1996 – REVISED JUNE 1997

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D

Voltage-Controlled Oscillator (VCO)
Section:
– Ring Oscillator Using Only One

External Bias Resistor (R

BIAS

)

– Lock Frequency:

43 MHz to 100 MHz (V

DD

= 5 V ±5%,

T

A

= –20°C to 75°C, ×1 Output)

37 MHz to 55 MHz (V

DD

= 3 V ±5%,

T

A

= –20°C to 75°C)

D

Phase-Frequency Detector (PFD) Section
Includes a High-Speed Edge-Triggered
Detector With Internal Charge Pump

D

Independent VCO, PFD Power-Down Mode

D

Thin Small-Outline Package (14 terminal)

D

CMOS Technology

D

Typical Applications:
– Frequency Synthesis
– Modulation/Demodulation
– Fractional Frequency Division

D

CMOS Input Logic Level

description

The TLC2933 is designed for phase-locked-loop (PLL) systems and is composed of a voltage-controlled
oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD). The oscillation frequency range
of the VCO is set by an external bias resistor (R

BIAS

). The high-speed PFD with internal charge pump detects
the phase difference between the reference frequency input and signal frequency input from the external
counter. Both the VCO and the PFD have inhibit functions that can be used as a power-down mode. With the
high-speed and stable VCO characteristics, the TLC2933 is well suited for use in high-performance PLL
systems.

functional block diagram

Phase

Frequency

Detector

4
5
9

6

FIN–A
FIN–B

PFD INHIBIT

PFD OUT

Voltage-

Controlled

Oscillator

12
13
10

3

VCO IN

BIAS

VCO INHIBIT

VCO OUT

2

TEST

AVAILABLE OPTIONS

PACKAGE

T

A

SMALL OUTLINE

(PW)

–20°C to 75°C TLC2933PWLE

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1
2
3
4
5
6
7

14
13
12
11
10

9
8

LOGIC V

DD

TEST

VCO OUT

FIN–A
FIN–B

PFD OUT

LOGIC GND

VCO V

DD

BIAS
VCO

IN

VCO GND
VCO INHIBIT
PFD INHIBIT
NC

PW PACKAGE

†

(TOP VIEW)

NC – No internal connection

†

Available in tape and reel only and ordered as the
TLC2933PWLE.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

Copyright  1997, Texas Instruments Incorporated

TLC2933
HIGH-PERFORMANCE PHASE-LOCKED LOOP

SLAS136A – APRIL 1996 – REVISED JUNE 1997

2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Terminal Functions

TERMINAL

NAME NO.

I/O

DESCRIPTION

BIAS 13 I Bias supply. An external resistor (R

BIAS

) between VCO VDD and BIAS supplies bias for adjusting the

oscillation frequency range.

FIN–A 4 I Input reference frequency f

(REF IN)

is applied to FIN–A.

FIN–B 5 I Input for VCO external counter output frequency f

(FIN–B)

. FIN–B is nominally provided from the external

counter.
LOGIC GND 7 Ground for the internal logic.
LOGIC V

DD

1 Power supply for the internal logic. This power supply should be separate from VCO VDD to reduce

cross-coupling between supplies.
NC 8 No internal connection.
PFD INHIBIT 9 I PFD inhibit control. When PFD INHIBIT is high, PFD OUT is in the high-impedance state, see Table 2.
PFD OUT 6 O PFD output. When the PFD INHIBIT is high, PFD OUT is in the high-impedance state.
TEST 2 I Test terminal. TEST connects to ground for normal operation.
VCO GND 11 Ground for VCO.
VCO IN 12 I VCO control voltage input. Nominally the external loop filter output connects to VCO IN to control VCO

oscillation frequency .
VCO INHIBIT 10 I VCO inhibit control. When VCO INHIBIT is high, VCO OUT is low (see Table 1).
VCO OUT 3 O VCO output. When VCO INHIBIT is high, VCO OUT is low.
VCO V

DD

14 Power supply for VCO. This power supply should be separated from LOGIC VDD to reduce cross-coupling

between supplies.

detailed description

VCO oscillation frequency

The VCO oscillation frequency is determined by an external resistor (R

BIAS

) connected between the VCO V

DD

and the BIAS terminals. The oscillation frequency and range depends on this resistor value. While all resistor
values within the specified range result in excellent low temperature coefficients, the bias resistor value for the
minimum temperature coefficient is nominally 2.2 kΩ with 3-V V

DD

and nominally 2.4 kΩ with 5-V VDD. For the
lock frequency range refer to the recommended operating conditions. Figure 1 shows the typical frequency
variation and VCO control voltage.

VCO Oscillation Frequency Range

Bias Resistor (R

BIAS

)

1/2 V

DD

VCO Control Voltage (VCO IN)

VCO Oscillation Frequency

(f )

osc

Figure 1. VCO Oscillation Frequency

TLC2933

HIGH-PERFORMANCE PHASE-LOCKED LOOP

SLAS136A – APRIL 1996 – REVISED JUNE 1997

3

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

VCO inhibit function

The VCO has an externally controlled inhibit function which inhibits the VCO output. A high level on the VCO
INHIBIT terminal stops the VCO oscillation and powers down the VCO. The output maintains a low level during
the power-down mode as shown in Table 1.

Table 1. VCO Inhibit Function

VCO INHIBIT VCO OSCILLATOR VCO OUT I

DD(VCO)

Low Active Active Normal

High Stopped Low level Power Down

PFD operation

The PFD is a high-speed, edge-triggered detector with an internal charge pump. The PFD detects the phase
difference between two frequency inputs supplied to FIN–A and FIN–B as shown in Figure 2. Nominally the
reference is supplied to FIN–A, and the frequency from the external counter output is fed to FIN–B. For clock
recovery PLL systems, other types of phase detectors should be used.

FIN–A

FIN–B

PFD OUT

V

OH

Hi-Z

V

OL

Figure 2. PFD Function Timing Chart

PFD inhibit control

A high level on the PFD INHIBIT terminal places PFD OUT in the high-impedance state and the PFD stops
phase detection as shown in Table 2. A high level on the PFD INHIBIT terminal can also be used as the
power-down mode for the PFD.

Table 2. VCO Output Control Function

PFD INHIBIT DETECTION PFD OUT I

DD(PFD)

Low Active Active Normal

High Stopped Hi-Z Power Down

TLC2933
HIGH-PERFORMANCE PHASE-LOCKED LOOP

SLAS136A – APRIL 1996 – REVISED JUNE 1997

4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

schematics

VCO block schematic

Bias

Control

VCO

Output

Buffer

R

BIAS

VCO IN

VCO INHIBIT

VCO OUT

BIAS

PFD block schematic

Detector

Charge Pump

PFD OUT

FIN–A

FIN–B

PFD INHIBIT

V

DD

absolute maximum ratings

†

Supply voltage (each supply), V

DD

(see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range (each input), V

I

(see Note 1) –0.3 V to V

DD

+ 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input current (each input), I

I

±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output current (each output), I

O

±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous total power dissipation at (or below) T

A

= 25°C (see Note 2) 700 mW. . . . . . . . . . . . . . . . . . . . . . .

Operating free-air temperature range, T

A

–20°C to 75°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, T

stg

–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate linearly at the rate of 5.6 mW/°C.

TLC2933

HIGH-PERFORMANCE PHASE-LOCKED LOOP

SLAS136A – APRIL 1996 – REVISED JUNE 1997

5

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

recommended operating conditions

MIN NOM MAX UNIT

pp

pp

VDD = 3 V 2.85 3 3.15

Suppl

y v

oltage, V

DD

(each suppl

y,

see Note 3)

VDD = 5 V 4.75 5 5.25

V

Input voltage, VI (inputs except VCO IN) 0 V

DD

V
Output current, IO (each output) 0 ±2 mA
VCO control voltage at VCO IN 1 V

DD

V

VDD = 3 V 37 55

Lock frequenc

y

VDD = 5 V 43 100

MH

z

VDD = 3 V 1.8 2.7

Bias resistor, R

BIAS

VDD = 5 V 2.2 3

kΩ

NOTE 3: It is recommended that the logic supply terminal (LOGIC VDD) and the VCO supply terminal (VCO VDD) be at the same voltage and

separated from each other.

electrical characteristics over recommended operating free-air temperature range, VDD = 3 V
(unless otherwise noted)

VCO section

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

V

OH

High-level output voltage IOH = –2 mA 2.4 V

V

OL

Low-level output voltage IOL = 2 mA 0.3 V

V

IT+

Positive input threshold voltage at TEST, VCO INHIBIT 0.9 1.5 2.1 V

I

I

Input current at TEST, VCO INHIBIT VI = VDD or ground ±1 µA

Z

i(VCO IN)

Input impedance at VCO IN VCO IN = 1/2 V

DD

10 MΩ

I

DD(INH)

VCO supply current (inhibit) See Note 4 0.01 1 µA

I

DD(VCO)

VCO supply current See Note 5 5.1 15 mA

NOTES: 4. The current into VCO VDD and LOGIC VDD when VCO INHIBIT = VDD and PFD INHIBIT is high.

5. The current into VCO VDD and LOGIC VDD when VCO IN = 1/2 VDD, R

BIAS

= 2.4 kΩ, VCO INHIBIT = ground, and PFD INHIBIT

is high.

PFD section

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

V

OH

High-level output voltage IOH = –2 mA 2.7 V

V

OL

Low-level output voltage IOL = 2 mA 0.2 V

I

OZ

High-impedance-state output current

PFD INHIBIT = high,
VI = VDD or ground

±1 µA

V

IH

High-level input voltage at FIN–A, FIN–B 2.1 V

V

IL

Low-level input voltage at FIN–A, FIN–B 0.9 V

V

IT+

Positive input threshold voltage at PFD INHIBIT 0.9 1.5 2.1 V

C

i

Input capacitance at FIN–A, FIN–B 5 pF

Z

i

Input impedance at FIN–A, FIN–B 10 MΩ

I

DD(Z)

High-impedance-state PFD supply current See Note 6 0.01 1 µA

I

DD(PFD)

PFD supply current See Note 7 0.7 4 mA

NOTES: 6. The current into LOGIC VDD when FIN–A and FIN–B = ground, PFD INHIBIT = VDD, PFD OUT open, and VCO OUT is inhibited.

7. The current into LOGIC VDD when FIN–A and FIN–B = 30 MHz (V

I(PP)

= 3 V , rectangular wave), PFD INHIBIT = GND, PFD OUT

open, and VCO OUT is inhibited.

TLC2933
HIGH-PERFORMANCE PHASE-LOCKED LOOP

SLAS136A – APRIL 1996 – REVISED JUNE 1997

6

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

operating characteristics over recommended operating free-air temperature range, VDD = 3 V
(unless otherwise noted)

VCO section

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

f

osc

Operating oscillation frequency R

BIAS

= 2.4 kΩ, VCO IN = 1/2 V

DD

38 48 55 MHz

t

s(fosc)

Time to stable oscillation (see Note 8) Measured from VCO INHIBIT↓ 10 µs

t

r

Rise time, VCO OUT↑ CL = 15 pF, See Figure 3 3.3 10 ns

t

f

Fall time, VCO OUT↓ CL = 15 pF, See Figure 3 2 8 ns
Duty cycle at VCO OUT R

BIAS

= 2.4 kΩ, VCO IN = 1/2 V

DD

45% 50% 55%

α

(fosc)

Temperature coefficient of oscillation frequency

R

BIAS

= 2.4 kΩ, VCO IN = 1/2 VDD,

TA = –20°C to 75°C

0.03 %/°C

k

SVS(fosc)

Supply voltage coefficient of oscillation frequency

R

BIAS

= 2.4 kΩ, VCO IN = 1.5 V,

VDD = 2.85 V to 3.15 V

0.04 %/mV

Jitter absolute (see Note 9) R

BIAS

= 2.4 kΩ 100 ps

NOTES: 8. The time period to stabilize the VCO oscillation frequency after the VCO INHIBIT terminal is changed to a low level.

9. Jitter performance is highly dependent on circuit layout and external device characteristics. The jitter specification was made with
a carefully designed printed circuit board (PCB) with no device socket.

PFD section

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

f

max

Maximum operating frequency 30 MHz

t

PLZ

Disable time, PFD INHIBIT↑ to PFD OUT Hi-Z 20 40

t

PHZ

Disable time, PFD INHIBIT↑ to PFD OUT Hi-Z

18 40

ns

t

PZL

Enable time, PFD INHIBIT↓ to PFD OUT low

See Figures 4 and 5 and Table 3

4.1 18

t

PZH

Enable time, PFD INHIBIT↓ to PFD OUT high 4.8 18

ns

t

r

Rise time, PFD OUT↑

p

3.1 9 ns

t

f

Fall time, PFD OUT↓

C

L

=

15 pF

,

See Figure 4

1.5 9 ns

TLC2933

HIGH-PERFORMANCE PHASE-LOCKED LOOP

SLAS136A – APRIL 1996 – REVISED JUNE 1997

7

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range, VDD = 5 V
(unless otherwise noted)

VCO section

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

V

OH

High-level output voltage IOH = –2 mA 4.5 V

V

OL

Low-level output voltage IOL = 2 mA 0.5 V

V

IT+

Positive input threshold voltage at TEST, VCO INHIBIT 1.5 2.5 3.5 V

I

I

Input current at TEST, VCO INHIBIT VI = VDD or ground ±1 µA

Z

i(VCO IN)

Input impedance at VCO IN VCO IN = 1/2 V

DD

10 MΩ

I

DD(INH)

VCO supply current (inhibit) See Note 4 0.01 1 µA

I

DD(VCO)

VCO supply current See Note 5 14 35 mA

NOTES: 4. The current into VCO VDD and LOGIC VDD when VCO INHIBIT = VDD, and PFD INHIBIT high.

5. The current into VCO VDD and LOGIC VDD when VCO IN = 1/2 VDD, R

BIAS

= 2.4 kΩ, VCO INHIBIT = ground, and PFD INHIBIT

high.

PFD section

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

V

OH

High-level output voltage IOH = 2 mA 4.5 V

V

OL

Low-level output voltage IOL = 2 mA 0.2 V

I

OZ

High-impedance-state output current

PFD INHIBIT = high,
VI = VDD or ground

±1 µA

V

IH

High-level input voltage at FIN–A, FIN–B 3.5 V

V

IL

Low-level input voltage at FIN–A, FIN–B 1.5 V

V

IT+

Positive input threshold voltage at PFD INHIBIT 1.5 2.5 3.5 V

C

i

Input capacitance at FIN–A, FIN–B 7 pF

Z

i

Input impedance at FIN–A, FIN–B 10 MΩ

I

DD(Z)

High-impedance-state PFD supply current See Note 6 0.01 1 µA

I

DD(PFD)

PFD supply current See Note 10 2.6 8 mA

NOTES: 6. The current into LOGIC VDD when FIN–A and FIN–B = ground, PFD INHIBIT = VDD, PFD OUT open, and VCO OUT is inhibited.

10. The current into LOGIC VDD when FIN–A and FIN–B = 50 MHz (V

I(PP)

= 3 V , rectangular wave), PFD INHIBIT = ground, PFD OUT

open, and VCO OUT is inhibited.