These programmable array logic devices feature
high speed and functional equivalency when
NC
– No internal connection
Pin assignments in operating mode
compared with currently available devices. These
IMP ACT -X circuits combine the latest Advanced
Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance
substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions
and typically results in a more compact circuit board. In addition, chip carriers are available for futher reduction
in board space.
All of the register outputs are set to a low level during power up. Extra circuitry has been provided to allow loading
of each register asynchronously to either a high or low state. This feature simplifies testing because the registers
can be set to an initial state prior to executing the test sequence.
The TIBPAL20’ C series is characterized from 0°C to 75°C.
These devices are covered by U.S. Patent 4,410,987.
IMPACT-X is a trademark of Texas Instruments Incorporated.
PAL is a registered trademark of Advanced Micro Devices Inc.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily
include testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1992, Texas Instruments Incorporated
1
TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
CIRCUITS
TIBPAL20R4’
JT OR NT PACKAGE
(TOP VIEW)
1
CLK
I
I
I
I
I
I
I
I
I
I
GND
TIBPAL20R6’
JT OR NT PACKAGE
CLK
I
I
I
I
I
I
I
I
I
I
GND
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
(TOP VIEW)
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
V
I
I/O
I/O
Q
Q
Q
Q
I/O
I/O
I
OE
V
I
I/O
Q
Q
Q
Q
Q
Q
I/O
I
OE
CC
CC
TIBPAL20R4’
FN PACKAGE
(TOP VIEW)
CC
I
I
4
3 2 1 282726
5I/O
I
6
I
7
I
8
NC
9
I
10
I
1119
I
12 13 14 15 16 17 18
I
I
TIBPAL20R6’
FN PACKAGE
(TOP VIEW)
I
I
4
3 2 1 282726
5Q
I
6
I
7
I
8
NC
9
I
10
I
1119
I
12 13 14 15 16 17 18
I
I
V
CLKNCI
OE
NC
GND
CC
V
CLKNCI
OE
NC
GND
I/O
25
Q
24
Q
23
NC
22
Q
21
Q
20
I/O
I
I/O
I/O
25
Q
24
Q
23
NC
22
Q
21
Q
20
Q
I
I/O
TIBPAL20R8’
JT OR NT PACKAGE
(TOP VIEW)
1
CLK
2
I
3
I
4
I
5
I
6
I
7
I
8
I
9
I
10
I
11
I
12
GND
Pin assignments in operating mode
2
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
I
Q
Q
Q
Q
Q
Q
Q
Q
I
OE
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TIBPAL20R8’
FN PACKAGE
(TOP VIEW)
I
I
4
3 2 1 282726
5Q
I
6
I
7
I
8
NC
9
I
10
I
11
I
12 13 14 15 16 17 18
I
I
– No internal connection
NC
CC
CLKNCI
V
NC
OE
GND
Q
25
Q
24
Q
23
NC
22
Q
21
Q
20
19
Q
I
Q
functional block diagrams (positive logic)
TIBPAL20L8-10C, TIBPAL20R4-10C
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
TIBPAL20L8’
CIRCUITS
OE
CLK
1420
I
20 x
&
40 X 64
206
TIBPAL20R4’
7
7
7
7
7
7
7
7
6
EN
≥1
O
O
I/O
I/O
I/O
I/O
I/O
I/O
EN 2
C1
denotes fused inputs
1220
I
4
20 x
1D
I = 0
2
Q
Q
Q
Q
I/O
I/O
I/O
I/O
&
40 X 64
204
8
8
8
8
7
7
7
7
4
≥1
≥1
EN
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
TIBPAL20R6-10C, TIBPAL20R8-10C
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
functional block diagrams (positive logic)
CIRCUITS
TIBPAL20R6’
OE
CLK
1220
I
6
20 x
EN 2
C1
1D
I = 0
2
Q
Q
Q
Q
Q
Q
I/O
I/O
&
40 X 64
202
8
8
8
8
8
8
7
7
2
≥1
≥1
EN
6
CLK
denotes fused inputs
OE
1220
I
20 x
TIBPAL20R8’
EN 2
C1
1D
I = 0
2
Q
Q
Q
Q
Q
Q
Q
Q
&
40 X 64
208
8
8
8
8
8
8
8
8
8
≥1
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
logic diagram (positive logic)
1
I
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
Increment
TIBPAL20L8-10C
CIRCUITS
2
I
First Fuse
Numbers
120
160
200
240
280
3
I
320
360
400
440
480
520
560
600
4
I
640
680
720
760
800
840
880
920
5
I
960
1000
1040
1080
1120
1160
1200
1240
6
I
1280
1320
1360
1400
1440
1480
1520
1560
7
I
1600
1640
1680
1720
1760
1800
1840
1880
8
I
1920
1960
2000
2040
2080
2120
2160
2200
9
I
2240
2280
2320
2360
2400
2440
2480
2520
10
I
11
I
48121620242832
0
40
80
36390
23
I
22
O
21
I/O
20
I/O
19
I/O
18
I/O
17
I/O
16
I/O
15
O
14
I
13
I
Fuse number = First fuse number + Increment
Pin numbers shown are for JT and NT packages.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5
TIBPAL20R4-10C
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
logic diagram (positive logic)
1
CLK
Increment
CIRCUITS
2
I
First Fuse
Numbers
0
40
80
120
160
200
240
280
3
I
320
360
400
440
480
520
560
600
4
I
640
680
720
760
800
840
880
920
5
I
960
1000
1040
1080
1120
1160
1200
1240
6
I
1280
1320
1360
1400
1440
1480
1520
1560
7
I
1600
1640
1680
1720
1760
1800
1840
1880
8
I
1920
1960
2000
2040
2080
2120
2160
2200
9
I
2240
2280
2320
2360
2400
2440
2480
2520
10
I
11
I
Fuse number = First fuse number + Increment
Pin numbers shown are for JT and NT packages.
48121620242832
36390
23
I
22
I/O
21
I/O
I = 0
1D
C1
I = 0
1D
C1
I = 0
1D
C1
I = 0
1D
C1
20
19
18
17
16
15
14
13
Q
Q
Q
Q
I/O
I/O
I
OE
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
logic diagram (positive logic)
1
CLK
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
Increment
TIBPAL20R6-10C
CIRCUITS
2
I
First Fuse
Numbers
0
40
80
120
160
200
240
280
3
I
320
360
400
440
480
520
560
600
4
I
640
680
720
760
800
840
880
920
5
I
960
1000
1040
1080
1120
1160
1200
1240
6
I
1280
1320
1360
1400
1440
1480
1520
1560
7
I
1600
1640
1680
1720
1760
1800
1840
1880
8
I
1920
1960
2000
2040
2080
2120
2160
2200
9
I
2240
2280
2320
2360
2400
2440
2480
2520
10
I
11
I
Fuse number = First fuse number + Increment
Pin numbers shown are for JT and NT packages.
48121620242832
36390
23
I
22
I/O
I = 0
1D
C1
I = 0
1D
C1
I = 0
1D
C1
I = 0
1D
C1
I = 0
1D
C1
I = 0
1D
C1
21
20
19
18
17
16
15
14
13
Q
Q
Q
Q
Q
Q
I/O
I
OE
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
7
TIBPAL20R8-10C
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
logic diagram (positive logic)
1
CLK
Increment
CIRCUITS
2
I
First Fuse
Numbers
0
40
80
120
160
200
240
280
3
I
320
360
400
440
480
520
560
600
4
I
640
680
720
760
800
840
880
920
5
I
960
1000
1040
1080
1120
1160
1200
1240
6
I
1280
1320
1360
1400
1440
1480
1520
1560
7
I
1600
1640
1680
1720
1760
1800
1840
1880
8
I
1920
1960
2000
2040
2080
2120
2160
2200
9
I
2240
2280
2320
2360
2400
2440
2480
2520
10
I
11
I
Fuse number = First fuse number + Increment
Pin numbers shown are for JT and NT packages.
f = 1 MHz,VI = 2 V7pF
f = 1 MHz,VO = 2 V8pF
f = 1 MHz,V
CIRCUITS
VO = 2.7 V
VO = 0.4 V
VI = 0,
= V
OE
IH
= 2 V12pF
CLK
µA
µA
210mA
switching characteristicsover recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER
¶
f
max
t
pd
t
pd
#
t
pd
t
en
t
dis
t
en
t
dis
||
t
sk(o)
†
All typical values are at VCC = 5 V, TA = 25°C.
‡
I/O leakage is the worst case of I
§
Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. VO is set at 0.5 V to
avoid test problems caused by test equipment ground degradation.
¶
See section for f
#
This parameter applies to TIBPAL20R4’ and TIBPAL20R6’ only (see Figure 4 for illustration) and is calculated from the measured f
feedback in the counter configuration.
||
This parameter is the measurement of the difference between the fastest and slowest tpd (CLK-to-Q) observed when multiple registered outputs
are switching in the same direction.
max
FROM
(INPUT)
without feedback71.4
with internal feedback
(counter configuration)
with external feedback55.5
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
programming information
Texas Instruments programmable logic devices can be programmed using widely available software and
inexpensive device programmers.
Complete programming specifications, algorithms, and the latest information on hardware, software, and
firmware are available upon request. Information on programmers capable of programming T exas Instruments
programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI
distributor, or by calling Texas Instruments at (214) 997-5666.
preload procedure for registered outputs (see Figure 1 and Note 3)
The output registers can be preloaded to any desired state during device testing. This permits any state to be
tested without having to step through the entire state-machine sequence. Each register is preloaded individually
by following the steps given below.
Step 1.With V
at 5 volts and Pin 1 at VIL, raise Pin 13 to V
CC
Step 2.Apply either VIL or VIH to the output corresponding to the register to be preloaded.
Step 3.Pulse Pin 1, clocking in preload data.
Step 4.Remove output voltage, then lower Pin 13 to VIL. Preload can be verified by observing the
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
power-up reset (see Figure 2)
Following power up, all registers are reset to zero. This feature provides extra flexibility to the system designer
and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is
important that the rise of VCC be monotonic. Following power-up reset, a low-to-high clock transition must not
occur until all applicable input and feedback setup times are met.
V
CC
Active Low
Registered Output
CLK
5 V
V
V
V
V
OH
OL
IH
IL
†
This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
f
SPECIFICATIONS
max
without feedback, see Figure 3
f
max
In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback.
Under this condition, the clock period is limited by the sum of the data setup time and the data hold time (t
However, the minimum f
f
Thus,
without feedback
max
is determined by the minimum clock period (tw high + tw low).
max
+
(twhigh
1
)
twlow)
CLK
or
1
(tsu)
th)
.
CIRCUITS
su
+ th).
f
with internal feedback, see Figure 4
max
LOGIC
ARRAY
tsu + t
tw high + tw low
Figure 3. f
h
or
Without Feedback
max
C1
1D
This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are
defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay
from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.
Thus,
f
with internal feedback
max
+
(tsu)
1
tpdCLK*to*FB)
.
Where tpd CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.
CLK
LOGIC
ARRAY
C1
1D
t
su
Figure 4. f
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
With Internal Feedback
max
tpd CLK-to-FB
13
TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
with external feedback, see Figure 5
f
max
This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback
could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining
the period is the sum of the clock-to-output time and the input setup time for the external signals
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
PARAMETER MEASUREMENT INFORMATION
5 V
S1
R1
From Output
Under Test
Test
Point
CIRCUITS
Timing
Input
Data
Input
Input
In-Phase
Output
Out-of-Phase
Output
(see Note D)
1.5 V
t
su
1.5 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
1.5 V1.5 V
t
pd
1.5 V
t
pd
1.5 V1.5 V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
1.5 V
(see Note A)
3.5 V
0.3 V
t
h
3.5 V
0.3 V
3.5 V
0.3 V
t
pd
V
OH
1.5 V
V
OL
t
pd
V
OH
V
OL
C
L
LOAD CIRCUIT FOR
3-STATE OUTPUTS
High-Level
Output
Control
(low-level
enabling)
Waveform 1
S1 Closed
(see Note B)
Waveform 2
S1 Open
(see Note B)
R2
3.5 V
Pulse
Low-Level
Pulse
VOLTAGE WAVEFORMS
t
en
1.5 V1.5 V
t
w
1.5 V1.5 V
PULSE DURATIONS
1.5 V1.5 V
t
dis
0.3 V
3.5 V
0.3 V
3.5 V
0.3 V
≈ 3.3 V
1.5 V
t
t
en
dis
1.5 V
VOL +0.5 V
V
V
VOH –0.5 V
≈ 0 V
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
VOLTAGE WAVEFORMS
OL
OH
NOTES: A. CL includes probe and jig capacitance and is 50 pF for tpd and ten, 5 pF for t
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. W aveform 2
is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses have the following characteristics: PRR ≤ 1 MHz, tr = tf ≤ 2 ns, duty cycle = 50%.
D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
E. Equivalent loads may be used for testing.
Figure 6. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
dis
.
15
TIBPAL20L8-10C, TIBPAL20R4-10C, TIBPAL20R6-10C, TIBPAL20R8-10C
HIGH-PERFORMANCE IMPACT-X PAL
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
SRPS008A – D3336, OCTOBER 1989 – REVISED MARCH 1992
PROPAGATION DELAY TIME
vs
NUMBER OF OUTPUTS SWITCHING
0.8
VCC = 5 V
TA = 25 °C
0.7
R1 = 200 Ω
R2 = 390 Ω
CL = 50 pF
0.6
8-Bit Counter
0.5
CIRCUITS
†
800
– Power Dissipation – mW
700
D
P
600
TA = 25 °C
TA = 80 °C
141040100
F – Frequency – MHz
Figure 11
NUMBER OF OUTPUTS SWITCHING
8
7
6
t
PLH
5
0.4
0.3
0.2
– Skew Between Outputs Switching – ns
0.1
sk(o)
t
PROPAGATION DELAY TIME
vs
t
(I, I/O to O, I/O)
PHL
(I, I/O to O, I/O)
0
23 4 56
Number of Outputs Switching
Figure 12
78
4
3
2
Propagation Delay Time – ns
1
0
†
Outputs switching in the same direction (t
t
PHL
t
(CLK to Q)
PLH
VCC = 5 V
TA = 25 °C
CL = 50 pF
R1 = 200 Ω
R2 = 390 Ω
012345
Number of Outputs Switching
Figure 13
PLH compared to
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
t
PLH/tPHL to
t
(CLK to Q)
678
PHL)
17
TI Worldwide
Sales Offices
ALABAMA: Huntsville: 4960 Corporate Drive,
Suite 150, Huntsville, AL 35805, (205) 837-7530.
ARIZONA: Phoenix: 8825 N. 23rd Avenue, Suite 100,
Phoenix, AZ 85021, (602) 995-1007.
CALIFORNIA: Irvine: 1920 Main Street, Suite 900,
Irvine, CA 92714, (714) 660-1200;
San Diego: 5625 Ruffin Road, Suite 100,
San Diego, CA 92123, (619) 278-9600;
Santa Clara: 5353 Betsy Ross Drive,
Santa Clara, CA 95054, (408) 980-9000;
Woodland Hills: 21550 Oxnard Street, Suite 700,
Woodland Hills, CA 91367, (818) 704-8100.
COLORADO: Aurora: 1400 S. Potomac Street, Suite 101,
Aurora, CO 80012, (303) 368-8000.
CONNECTICUT: W allingford: 9 Barnes Industrial Park
So., Wallingford, CT 06492, (203) 269-0074.
FLORIDA: Altamonte Springs: 370 S. North Lake
Boulevard, Suite 1008, Altamonte Springs, FL 32701,
(407) 260-2116;
Fort Lauderdale: 2950 N.W. 62nd Street,
Suite 100, Fort Lauderdale, FL 33309,
(305) 973-8502; Tampa: 4803 George Road, Suite 390,
Tampa, FL 33634-6234, (813) 885-7588.
GEORGIA: Norcross: 5515 Spalding Drive,
Norcross, GA 30092-2560, (404) 662-7967.
ILLINOIS: Arlington Heights: 515 West Algonquin,
Arlington Heights, IL 60005, (708) 640-6925.
INDIANA: Carmel: 550 Congressional Drive, Suite 100,
Carmel, IN 46032, (317) 573-6400;
Fort Wayne: 103 Airport North Office Park,
Fort Wayne, IN 46825, (219) 489-4697.
KANSAS: Overland Park: 7300 College Boulevard,
Lighton Plaza, Suite 150, Overland Park, KS 66210,
(913) 451-4511.
MARYLAND: Columbia: 8815 Centre Park Drive,
Suite 100, Columbia, MD 21045, (410) 964-2003.
MASSACHUSETTS: Waltham: Bay Colony Corporate
Center 950 Winter Street, Suite 2800, Waltham, MA 02154,
(617) 895-9100.
MICHIGAN: Farmington Hills: 33737 W. 12 Mile Road,
Farmington Hills, MI 48018, (313) 553-1581.
MINNESOTA: Eden Prairie: 11000 W. 78th Street,
Suite 100, Eden Prairie, MN 55344, (612) 828-9300.
MISSOURI: St. Louis: 12412 Powerscourt Drive,
Suite 125, St. Louis, MO 63131, (314) 821-8400.
NEW JERSEY: Iselin: Metropolitan Corporate Plaza, 485
Bldg E. U.S. 1 South, Iselin, NJ 08830, (908) 750-1050.
NEW MEXICO: Albuquerque: 2709 J. Pan American
Freeway, N.E., Albuquerque, NM 87101, (505) 345-2555.
NEW YORK: East Syracuse: 6365 Collamer Drive,
East Syracuse, NY 13057, (315) 463-9291;
Fishkill: 300 Westage Business Center, Suite 140,
Fishkill, NY 12524, (914) 897-2900;
Melville: 48 South Service Road, Suite 100, Melville, NY
11747, (516) 454-6601;
Pittsford: 2851 Clover Street, Pittsford, NY 14534,
(716) 385-6770.
NORTH CAROLINA: Charlotte: 8 Woodlawn Green,
Suite 100, Charlotte, NC 28217, (704) 527-0930;
Raleigh: 2809 Highwoods Boulevard, Suite 100,
Raleigh, NC 27625, (919) 876-2725.
UTAH: Salt Lake City: 2180 South 1300 East, Sute 335,
Salt Lake City, UT 54106, (801) 466-8972.
WISCONSIN: Waukesha: 20825 Swenson Drive,
Suite 900, Waukesha WI 53186, (414) 798-1001.
CANADA: Nepean: 301 Moodie Drive, Suite 102, Mallom
Center, Nepean, Ontario, Canada K2H 9C4,
(613) 726-1970;
Richmond Hill: 280 Centre Street East, Richmond Hill,
Ontario, Canada L4C 1B1, (416) 884-9181;
St. Laurent: 9460 Trans Canada Highway, St. Laurent,
Quebec, Canada H4S 1R7, (514) 335-8392.
AUSTRALIA (& NEW ZEALAND): T exas Instruments
Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney),
New South Wales, Australia 2113, 2-878-9000; 14th Floor,
380 Street, Kilda Road, Melbourne, Victoria, Australia 3004,
3-696-1211; 171 Philip Highway, Elizabeth, South Australia
5112, 8 255-2066.
ITALY: Texas Instruments Italia S.p.A., Centro Direzionale
Colleoni, Palazzo Perseo-Via Paracelso 12, 20041 Agrate
Brianza (Mi), Italy, (039) 63221; Via Castello della Magliana,
38, 00148 Roma, Italy (06) 6572651; Via Amendola, 17,
40100 Bologna, Italy (051) 554004.
JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji
Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107,
03-498-2111; MS Shibaura Building 9F, 4-13-23 Shibaura,
Minato-ku, Tokyo, Japan 108, 03-769-8700; Nissho-iwai
Building 5F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541,
06-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27
Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691;
Kanazawa Oyama-cho Daiichi Seimei Building 6F, 3-10
Oyama-cho, Kanazawa, Ishikawa, Japan 920,
0762-23-5471; Matsumoto Showa Building 6F, 1-2-11
Fukashi, Matsumoto, Nagano, Japan 390, 0263-33-1060;
Daiichi Olympic Tachikawa Building 6F, 1-25-12,
Akebono-cho, Tachikawa, Tokyo, Japan 190,
0425-27-6760; Yokohama Business Park East Tower 10F,
134 Goudo-cho Hodogaya-ku, Yokohama-shi, Kanagawa,
Japan 240, 045-338-1220; Nihon Seimei Kyoto Yasaka
Building 5F, 843-2, Higashi Shiokohji-cho, Higashi-iru,
Nishinotoh-in, Shiokohji-dori, Shimogyo-ku, Kyoto, Japan
600, 075-341-7713; Sumitomo Seimei Kumagaya Building
8F, 2-44 Yayoi, Kumagaya, Saitama, Japan 360,
0485-22-2440; 2597-1, Aza Harudai, Oaza Yasaka, Kitsuki,
Oita, Japan 873, 09786-3-3211.
MALAYSIA: Texas Instruments Malaysia, Sdn. Bhd., Asia
Pacific, Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun
Perak, 50050 Kuala Llumpur, Malaysia, 2306001.
MEXICO: Texas Instruments de Mexico S.A., de C.V.,
Alfonso Reyes 115, Col. Hipodromo Condesa, Mexico, D.F.,
Mexico 06170, 5-515-6081.
NORWAY: Texas Instruments Norge A/S, P.B. 106, Refstad
(Sinsenveien 53), 0513 Oslo 5, Norway, (02) 155 090.
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICA TIONS USING SEMICONDUCT OR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICA TIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERST OOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.