Texas Instruments SN74ACT1073DWR, SN74ACT1073DW Datasheet
SN74ACT1073
16-BIT BUS-TERMINATION ARRAY
WITH BUS-HOLD FUNCTION
SCAS193 – D3992, MARCH 1992 – REVISED APRIL 1993
• Designed to Ensure Defined Voltage Levels
on Floating Bus Lines in CMOS Systems
DW PACKAGE
(TOP VIEW)
• Reduces Undershoot and Overshoot
D1
Caused By Line Reflections
• Repetitive Peak Forward
Current ...I
FRM
= 100 mA
• Inputs Are TTL-Voltage Compatible
• Low Power Consumption (Like CMOS)
• ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015; Exceeds
200 V Using Machine Model
(C = 200 pF, R = 0)
• Center-Pin V
Minimizes High-Speed Switching Noise
and GND Configuration
CC
GND
GND
D2
D3
D4
D5
D6
D7
D8
1
2
3
4
5
6
7
8
9
10
description
This device is designed to terminate bus lines in CMOS systems. The integrated low-impedance diodes clamp
the voltage of undershoots and overshoots caused by line reflections and ensure signal integrity. The device
also contains a bus-hold function that consists of a CMOS-buffer stage with a high-resistance feedback path
between its output and its input. The SN74ACT1073 prevents bus lines from floating without using pullup or
pulldown resistors.
The high-impedance inputs of these internal buffers are connected to the input terminals of the device. The
feedback path on each internal buffer stage keeps a bus line tied to the bus holder at the last valid logic state
generated by an active driver before the bus switches to the high-impedance state.
20
19
18
17
16
15
14
13
12
11
D16
D15
D14
D13
V
CC
V
CC
D12
D11
D10
D9
The SN74ACT1073 is characterized for operation from –40°C to 85°C.
logic diagram, one of sixteen channels (positive logic)
1
D1
16
V
CC
15
V
CC
TG
6
GND
5
GND
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1993, Texas Instruments Incorporated
4–1
SN74ACT1073
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
16-BIT BUS-TERMINATION ARRAY
WITH BUS-HOLD FUNCTION
SCAS193 – D3992, MARCH 1992 – REVISED APRIL 1993
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
†
Supply voltage range, VCC –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (see Note 1) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous input clamp current, I
Positive-peak input clamp current, I
Negative-peak input clamp current, I
(V
< 0 or VI > VCC) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IK
I
(VI > VCC) (tw < 1 µs, duty cycle < 20%) 100 mA. . . . . . . . . . . . . . . . .
IK
(V
< 0) (tw < 1 µs, duty cycle < 20%) –100 mA. . . . . . . . . . . . . . . . . .
IK
I
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input negative-voltage rating may be exceeded if the input clamp-current rating is observed.
recommended operating conditions
MIN MAX UNIT
V
CC
V
IH
V
IL
V
I
T
A
Supply voltage 4.5 5.5 V
High-level input voltage 2.5 V
Low-level input voltage 0.8 V
Input voltage 0 V
Operating free-air temperature –40 85 °C
CC
V
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
TA = 25°C
MIN TYP
I
IL
I
IH
V
IKL
V
IKH
‡
I
CC
∆I
CC
C
i
†
All typical values are at VCC = 5 V.
‡
Inputs may be set high or low prior to the ICC measurement.
§
This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.
VCC = 4.5 to 5.5 V, VI = 0.8 V 0.15 0.3 0.9 0.1 1 mA
VCC = 4.5 to 5.5 V, VI = 2.5 V –0.2 –0.5 –1.4 –0.15 –1.5 mA
IIN = –18 mA –1.5 –1.5 V
IIN = 18 mA VCC+2 VCC+2 V
VCC = 5.5 V, Inputs open 4 40 µA
§
One input at 3.4 V , Other inputs at VCC or GND 0.9 1 mA
VI = VCC or GND 3 pF
†
MAX
4–2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Loading...