Texas Instruments SN54AS576J, SN54ALS576BJ, SN74ALS576BDW, SN74ALS576BDWR, SN74ALS576BN Datasheet
...
SN54ALS576B, SN54AS576
SN74ALS576B, SN74ALS577A, SN74AS576
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SDAS065B – DECEMBER 1982 – REVISED JANUARY 1995
• 3-State Buffer-Type Inverting Outputs Drive
Bus Lines Directly
• Bus-Structured Pinout
• Buffered Control Inputs
• SN74ALS577A Has Synchronous Clear
• Package Options Include Plastic
Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK), Standard Plastic (N, NT)
and Ceramic (J) 300-mil DIPs, and Ceramic
Flat (W) Packages
description
These octal D-type edge-triggered flip-flops
feature 3-state outputs designed specifically for
bus driving. They are particularly suitable for
implementing buffer registers, I/O ports,
bidirectional bus drivers, and working registers.
These flip-flops enter data on the low-to-high
transition of the clock (CLK) input.
The output-enable (OE
internal operations of the flip-flops. Old data can
be retained or new data can be entered while the
outputs are disabled.
The SN54ALS576B and SN54AS576 are
characterized for operation over the full military
temperature range of –55°C to 125°C. The
SN74ALS576B, SN74ALS577A, and
SN74AS576 are characterized for operation from
0°C to 70°C.
) input does not affect
SN54ALS576B, SN54AS576 ...J OR W PACKAGE
SN74ALS576B, SN74AS576 . . . DW OR N PACKAGE
SN54ALS576B, SN54AS576 . . . FK PACKAGE
3D
4D
5D
6D
7D
SN74ALS577A . . . DW OR NT PACKAGE
(TOP VIEW)
OE
1
1D
2
2D
3
3D
4
4D
5
5D
6
6D
7
7D
8
9
8D
GND
10
(TOP VIEW)
2D1DOE
3212019
4
5
6
7
8
910111213
8D
(TOP VIEW)
GND
20
19
18
17
16
15
14
13
12
11
V
CLK
CC
8Q
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
CLK
18
17
16
15
14
7Q 1Q
2Q
3Q
4Q
5Q
6Q
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
CLR
1
OE
2
1D
3
2D
4
3D
5
4D
6
5D
7
6D
8
7D
9
8D
10
NC
11
GND
12
NC – No internal connection
Copyright 1995, Texas Instruments Incorporated
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
NC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
CLK
NC
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
1
SN54ALS576B, SN54AS576
SN74ALS576B, SN74ALS577A, SN74AS576
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
SDAS065B – DECEMBER 1982 – REVISED JANUARY 1995
Function Tables
′ALS576B, ′AS576
(each flip-flop)
INPUTS
OE CLK D
L ↑ H L
L ↑ LH
LLX
HXX Z
SN74ALS577A
(each flip-flop)
INPUTS
OE CLR CLK D
L L ↑ X H
L H ↑ HL
LH↑LH
LHLX
HXXX Z
OUTPUT
Q
Q
0
OUTPUT
Q
Q
0
logic symbols
1
OE
11
CLK
2
1D
3
2D
4
3D
5
4D
6
5D
7
6D
8
7D
9
8D
†
These symbols are in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Pin numbers shown for the ′ALS576B and ′AS576 are for the DW,
J, N, and W packages.
†
′ALS576B, ′AS576 SN74ALS577A
EN
C1
1D
19
18
17
16
15
14
13
12
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
2
OE
14
CLK
1
CLR
3
1D
4
2D
5
3D
6
4D
7
5D
8
6D
9
7D
10
8D
Pin numbers shown for the SN74ALS577A are for the DW and NT
packages.
EN
1R
1D
C1
22
21
20
19
18
17
16
15
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS
f
Clock frequenc
MH
twPulse duration
ns
t
S
CLK↑
ns
t
Hold ti
CLK↑
ns
logic diagrams (positive logic)
′ALS576B, ′AS576 SN74ALS577A
SN54ALS576B, SN54AS576
SN74ALS576B, SN74ALS577A, SN74AS576
SDAS065B – DECEMBER 1982 – REVISED JANUARY 1995
1
OE
11
CLK
C1
2
1D
Pin numbers shown are for the DW, J, N, and W packages. Pin numbers shown are for the DW and NT packages.
1D
To Seven Other Channels
19
1Q
OE
CLK
CLR
1D
2
14
1
3
C1
1D
To Seven Other Channels
22
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
Input voltage, V
Voltage applied to a disabled 3-state output 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I
: SN54ALS576B –55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . .
A
SN74ALS576B, SN74ALS577A 0°C to 70°C. . . . . . . . . . . . . . . . .
1Q
†
recommended operating conditions
V
CC
V
IH
V
IL
I
OH
I
OL
clock
su
h
T
A
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
High-level input voltage 2 2 V
Low-level input voltage 0.7 0.8 V
High-level output current –1 –2.6 mA
Low-level output current 12 24 mA
y
etup time before
me after
Operating free-air temperature –55 125 0 70 °C
′ALS576B 0 22 0 30
SN74ALS577A
′ALS576B, CLK high or low 25 16.5
SN74ALS577A, CLK high or low 16.5
Data 15 15
SN74ALS577A CLR 15
Data 4 0
SN74ALS577A CLR 0
SN54ALS576B
MIN NOM MAX MIN NOM MAX
SN74ALS576B
SN74ALS577A
0 30
UNIT
z
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
Loading...