The PGA411-Q1 EVM allows users to evaluate the functionality of the PGA411-Q1 device. This user’s
guide describes both the hardware platform containing a sample PGA411-Q1 device, and the graphical
user interface (GUI) software used to configure the functionality and diagnostics on the PGA411-Q1
resolver-to-digital interface IC. In addition to evaluating the PGA411-Q1 device, the other objective of this
board is to display in the GUI the position (angle) or velocity readings from a resolver sensor.
This document also includes the EVM schematics, bill of materials, and PCB layout.
NOTE: Texas Instruments recommends using the PGA411-Q1 EVM user's guide (this document)
after reading and following the steps listed in the PGA411-Q1 Evaluation Module Quick StartGuide. To download this guide, go to the product folder: www.ti.com/product/PGA411-Q1.
14Fault Status ................................................................................................................. 15
15FAULTRES Change in Block Diagram .................................................................................. 16
16FAULTRES Change in Pin Configuration Tab ......................................................................... 17
MSP430, E2E are trademarks of Texas Instruments.
Windows is a registered trademark of Microsoft Corporation.
All other trademarks are the property of their respective owners.
The PGA411-Q1 evaluation module (EVM) is a board designed for the evaluation of the PGA411-Q1
resolver-to-digital interface IC from Texas Instruments. The PGA411-Q1 EVM incorporates all required
circuitry and components with the following features:
•PGA411-Q1 resolver-to-digital interface with power supply & amp
•Texas Instruments' MSP430™ microcontroller used for controlling the PGA411-Q1 device through the
I/O pins and a SPI port in addition to receiving digital data in different formats
•Voltage LDO regulator, TI's TLV716P, to provide configurable VIOvoltages (3.3 V or 1.8 V)
•Voltage LDO regulator, TI's TPS735, for the 3.3-V MSP430
•Circuitry for interfacing general resolver sensors
•20-MHz XTAL as PGA411-Q1 single reference clock
•Multiple test points for main analog and digital signals
•UART, JTAG, and USB connectors
Figure 1 shows the PGA411-Q1 EVM architecture, where the key components and blocks previously listed
can be identified.
Introduction
2Setup and Operation
2.1Required Equipment for Device Evaluation
The following elements are required for proper operation and to receive consistent results with this user's
guide:
•A single power supply that is capable of 5-V operation and a minimum current of 0.5 A
•A computer with Windows®XP or Windows 7 and .net Framework 4.0 or later
•The PGA411-Q1 GUI
•A resolver sensor connected to the correct ports. Refer to the resolver data sheet for more information.
2.2Initial EVM Setup
2.2.1Installing Graphical User Interface Software
Before the PGA411-Q1 device can be evaluated the GUI software must be available on a host computer.
Run the GUI installer and place the executable file in a convenient location (Desktop or c:\Texas
Instruments EVM\) and double click to run the application.
To download the PGA411-Q1 GUI go to www.ti.com/product/PGA411-Q1.
This EVM contains components that are sensitive to Electrostatic
Discharge (ESD). Use proper laboratory techniques and equipment
WARNING
to minimize the chance of an ESD or EOS event.
Step 1.Set up EVM jumpers as follows:
•Confirm the J3 jumper settings (3-4) for 3.3-V VIO. This step is required for proper
operation with the MSP430 device.
•Confirm the J5 jumper settings (3-5 and 4-6) to connect the exciter outputs (OEx pins) to
the IEx input pins. The tracking loop inside the PGA411-Q1 device must sense the
exciter outputs.
•Confirm that the J2 jumper is present to connect the internal boost supply to the supply
input of the integrated exciter amplifier (VEXT).
NOTE: Using the integrated boost supply for the exciter amplifier is strongly
recommended.
Step 2.Apply the 5-V supply to the banana connectors for VCCand GND.
Step 3.Connect the USB cable to the EVM and to the PC.
NOTE: Power, as described in Step 2, must be applied before connecting the USB.
Step 4.Verify that the LED USB_RDY (D12) is on, ensuring a good connection. If it is blinking or off,
unplug and replug the USB cable, and press the MCU reset, MCU_RST (S4).
Step 5.Launch the PGA411-Q1 GUI.
Step 6.Wait a few seconds after the GUI welcome screen appears. The first view should be of a
block diagram which is a high level representation of the PGA411-Q1 resolver-to-digital
interface and contains interactive features. The red boxes indicate controls that can be used
to configure internal blocks inside the PGA411-Q1 device.
If the connection is successful, the Connection Status field displays Connected and a revision number
is displayed in the PGA411-Q1 Device field as shown in Figure 3. If the connection process failed,
press the S4 switch on the EVM and then press the Reset button in the upper left corner of the GUI
(see Figure 3) to restart the connection.
NOTE: Follow the start-up procedure carefully and ensure that board connections are correct. The
power must be applied before the USB cable is plugged in. The USB_RDY LED close to the
MSP430 controller should remain on continuously after connecting the USB cable and
should not blink. If the device does not power up properly, the EVM status field in the GUI
will display: PGA41x-Q1 Device: Not Available as shown in Figure 4. If this occurs, turn off
the 5-V power supply, unplug the USB cable, and go back to Step 2.
Refer to Figure 2 for the locations of the switches and jumpers on the PGA411-Q1 EVM.
Table 1 lists the descriptions of the EVM switches. Table 2 lists the descriptions of the EVM jumpers.
Table 1. Description of EVM Switches
Switch (SW)Description
0: This position is the default and selects the prepopulated IZx resistive divider
S1Voltage divider
S2Fault reset
S3Device resetThis switch pulls the NRST pin low. This action resets the PGA411-Q1 device.
S4MSP430 BSLThis switch resets the MSP430 microcontroller. The firmware is reloaded.
(30 kΩ / 30 kΩ).
1: This position selects the user-populated IZx resistive divider (30 kΩ / external
resistor value).
This switch pulls the FAULTRES pin low when pressed. When this switch is
pressed and then released, all faults from the PGA411 device are cleared.
Table 2. Description of EVM Jumpers
Jumper No.FunctionStateDescription
J2VEXT Jumper
J3VIO SELECT
J4OEx Terminal
J5OEx to IEx
J6COS IZx terminal
J7SIN IZx terminal
J10Analog Connector—Header for analog signals
J11Digital Connector—Header for digital signals
J15USB Connector—Connector for USB cable
OpenDisconnect VEXT from boost output
Closed (Default)Connect VEXT to boost output
1-2Do not use
3-4 (Default)VIO = 3.3 V
5-6
Pin 1Exciter output 1 to resolver (OE1)
Pin 2Exciter output 2 to resolver (OE2)
3-5 (Default)Connect OE1 to IE1 through voltage divider
4-6 (Default)Connect OE2 to IE2 through voltage divider
All other combinationsDo not use
Pin 1Input to IZ1 external filter
Pin 2Input to IZ3 external filter
Pin 1Input to IZ2 external filter
Pin 2Input to IZ4 external filter
VIO = VCC (5 V), Do not use with current EVM
version. This mode is to interface PGA411-Q1
device with external microcontrollers.
Figure 5 shows the default starting screen of the PGA41x-Q1 GUI. If the EVM is connected properly, the
screen should display the values that follow for the EVM Status fields, as described in Step 5 in
Section 2.2.2:
•USB Controller: USB2ANY I/F Found
•USB Firmware: 2.6.5.53 (this value is designed for Revision B of the EVM)
•Connection Status: Connected
•PGA41x-Q1 Device: Revision: v10.1
The default GUI view is the block diagram of the PGA411-Q1 resolver-to-digital interface IC and contains
interactive features. All boxes in red, as shown in Figure 5, are controls that can be configured. These
boxes indicate the default values of the PGA411-Q1 device after power on. The configurable elements in
this block diagram include:
•Internal boost voltage control
– Boost output voltage from 10 to 17 V
•Exciter amplifier
– Exciter frequency (10 to 20 kHz)
– Exciter amplitude (4 V
– Exciter amplifier gain (1.15 to 1.9 V/V )
– Common-mode offset (0.5 to 2 V)
Use a scope probe on the test points next to exciter connection, J4, to view changes to these
blocks instantaneously. The optimum values depend on the characteristics of the resolver sensor
that is used.
•Analog front end (AFE)
– COS gain and SIN gain from 0.75 to 3.5 V/V.
– Diagnostic values for detection thresholds on the AFE amplifiers. These values include both the
high and low thresholds.
The optimum AFE settings depend on the signal levels from the resolver outputs (sine and cosine).
Observe these signals on the test points next to the J6 and J7 jumpers when configuring the AFE.
RMS
or 7 V
RMS
Setup and Operation
(1)
)
NOTE: Both gains must match to achieve better accuracy on the angle estimation.
•Read Angle button
When pressed, the angle (in degrees) is displayed, if the resolver sensor is rotated and read again, the
value should update.
•BMODE0 which is the control bit for 10-bit and 12-bit modes
Higher precision is achieved by changing the resolution from 10 bits to 12 bits by checking the
BMODE0 box. The new angle reading should have more digits of precision.
•Control bit for the FAULTRES pin
To ignore faults, ensure that the FAULTRES pin is set to low. To set this pin low, uncheck the box.
NOTE: Toggling the FAULTRES pin with a fault condition still present causes the PGA411-Q1
device to go into normal operation, which may cause damage to the PGA411-Q1 device.
This is most likely to occur with high current short circuits on the exciter amplifier.
Ignoring the faults is only recommended for initial evaluation.
(1)
This version is the latest at the time this user guide was generated.
The Device State menu (see Figure 6) supports two device states: NORMAL and DIAGNOSTICS. This
menu displays the current device state. Click on the down arrow for the dropdown menu to select a new
state. This menu always displays the current device state, therefore serving as a confirmation that the
device transitioned to the new state correctly.
www.ti.com
Figure 5. GUI PGA41x-Q1 EVM Main Screen
Figure 6. Device-State Status and Selection
NOTE: The data sheet includes a detailed description on why and how to change between these
states. Some of the controls in the PGA411-Q1 GUI interactive block diagram change states,
from NORMAL to DIAGNOSTIC in a hidden manner to make the configuration changes (for
example, changing the exciter sine-wave amplitude from 4 V
for more details.
The Pin Configuration window (see Figure 7) displays the current status of the digital input and output
pins. The input pins of the PGA411-Q1 device are shown in Figure 7 on the left-side (below the Update
button) in the GUI, where the low or high values will be driven by the MSP430. Select the status of the
nine digital-input pins by clicking on the appropriate button (INPUT-HiZ, OUT-LOW, or OUT-HIGH). The
MSP430 device then switches the connected I/O pin to the selected value.
The output pins of the PGA411-Q1 device are displayed to the right of the group of input pins. This section
displays the current status of the output pins with logic low equal to 0 and logic high equal to 1. For
example if the FAULT pin changes to HIGH the GUI displays a 1 in the field which is then highlighted in
red.
The Fault Status tab on the right-side of the Pin Configuration window displays the current status of the
device registers which report any fault in the system. The following sections provide more details on the
fault status registers.
The display updates each time the Update button is pressed. To automatically update this page, check the
Enable box under the Auto Update section and select an update period in 1-s increments.
The memory map is used to read and write to all of the device registers. The Memory Map window (see
Figure 8) includes the register name, hex value for all 16 bits, and individual bit values.
A change to a register value occurs in one of two ways. The first way is bit by bit. To change a register
value in this way, click in the text field of the bit number that will change. If this text field displays a 0, click
the text field to toggle the value to 1 (see Figure 9). To update more bits, repeat the procedure. The
second way to update a bit is with the hex value. Click on the hex value under the REG column (see
Figure 10) and type the new HEX value.
In each case, after updating the register values the row should become highlighted in yellow, which
indicates that the change has not yet been programmed to the PGA411-Q1 device.
To program the new register values into the device, click on the Write Selected button to updated only the
highlighted registers. Click on the Write All buttons to modify all registers at one time.
NOTE: The device must be in diagnostics mode to write to the majority of registers. Refer to the
PGA411-Q1 data sheet for the entire list of registers.
The primary buttons at the bottom of this window are defined as follows:
Read Selected —After selecting the register by clicking on the register name while holding the CTRL key
for multiple selection, use this button to read all of the selected registers.
Write Selected —After selecting the register by clicking on the register name while holding the CTRL key
for multiple selection, use this button to write to all of the selected registers.
www.ti.com
Read All —Use this button to read all of the registers and to update the register values in the table.
Write All —Use this button to write the current values listed in the table to all of the registers, including
those that were not modified.
ZERO GRID —Use this button to set all registers to zero.
DESELECT GRID —Use this button to remove all selections from the grid.
SAVE GRID —Use this button to save the contents of the grid to a text file. This option is useful for
reusing register settings that were predefined.
LOAD GRID —Use this button to load the grid with the contents of a text file.
2.3.4.1Search Box and Register Descriptions on UTILITIES Tab
The bottom of the GUI includes a useful tool to search the contents of each register. For example, to find
the register that sets the exciter amplifier mode to 7 V
, type 7V in the Search Registers text field and
RMS
click on the Search button. Next, a list of all registers that include any description containing the keyword
7V displays below the search box.
Click on the corresponding register value inside the memory map to view the register description on the
UTILITIES tab on the right-hand side of the GUI. If DEV_PHASE_REG is selected, the UTILITIES tab
displays that bits 11-10 set the exciter mode (EXTMODE). The value for 7 V
In the same UTILITIES tab, the bottom-section of the tab includes a numeric base converter with hex,
decimal, and binary modes.
The Data Monitor window (see Figure 12) plots the output angle or velocity information and provides
access to a Demo mode that shows the angle and velocity in an instrument cluster display. The fields and
buttons on this window are described as follows:
Data Capture Source — This field selects between SPI register read, USB, or UART burst reading.
NOTE: The UART mode requires additional hardware setup which is not included in the
Data Monitor — Use this field to select either the angle or velocity to plot.
Resolution — Use this field to select the resolution to export the data as.
Record Length — Use this field to select the number of data samples to plot on the graph.
Loop — If checked, when the graph fills up, selecting this checkbox clears the current graph and begin a
new graph.
RUN — This button starts reading the angle or velocity data.
Clear Plot — This button clears the plot.
Export Data — This button exports the data to a .txt file in comma separated value (CSV) format.
Setup and Operation
EVM package. For evaluation purposes, the UART mode is not required.
NOTE: The GUI was designed to support three modes of reading data from the PGA411-Q1
device. The collected samples could have some non-linearity when using the GUI to
read the angle registers. If a delay occurs in the waveform on the Data Monitor
window when reading the angle value, the delay is because of SPI. The EVM can
support faster data capture by omitting the USB-to-SPI circuit (using MSP430) and
connecting the controller directly to the digital pins available on the board. For
evaluation purposes, TI recommends using SPI.
Demo — Use this button to access the high resolution instrument cluster Display for instantaneous angle
and velocity display. Click on the ESC button on the keyboard to exit this mode. Refer to Figure 13.
www.ti.com
Figure 13. DEMO Screen
NOTE: The velocity resolution is limited to 500 rpm.
To properly read the velocity, calibrate the system by clicking the Calibrate button. For
detailed information, refer to Troubleshooting Guide for PGA411-Q1 (SLAA687).
If the fault sign appears in the demo mode (in the form of a warning sign), refer to
Section 2.3.6 to clear the faults.
NOTE: Unlocking the EEPROM device functionality found under the general tab is not currently
available in the current version of the PGA411-Q1 EVM GUI. This functionality will be added
in a future version.
The Fault Status tab (see Figure 14) displays the status of the PGA411-Q1 fault bits. Click the Update
button to refresh the display the current fault status. This tab can be configured to automatically update by
selecting the Enable checkbox in the Auto Update section and setting the update period in 1-s increments.
The PGA411-Q1 device detects a fault in the system when any bit or group of bits displays a 1 and the
color of the text field changes to red. Placing the mouse cursor on top of the status bit displays a text box
with information on the fault, as shown in Figure 14.
Setup and Operation
NOTE: Make sure the FAULTRES pin is HIGH to view the faults (see Section 2.3.1).
If the auto update option is enabled, only the SFAULT may appear because faults are
cleared when read. The SFAULT gives the state of the fault pin.
The resolver setup may trigger faults because of specific requirements on voltage or current. To
understand the primary cause, ignore the faults and continue with the initial evaluation.
If a fault appears when the GUI is first executed after properly connecting the device EVM as
recommended in Section 2.2.2, the PGA411-Q1 device can be set to ignore the faults. Setting the device
to ignore these faults can occur in two different ways:
•Using the PGA411-Q1 block diagram
Set the FAULTRES pin to low by unchecking the box in the block diagram as shown in Figure 15.
•Using the Pin Configuration tab
Set the FAULTRES bit low by clicking the OUT-LOW button as shown in Figure 16. This setting allows
for further evaluation of the resolver EVM.
NOTE: Toggling the FAULTRES pin with a fault condition still present causes the PGA411-Q1
device to go into normal operation, which may cause damage to the PGA411-Q1 device.
This is most likely to occur with high current short circuits on the exciter amplifier.
Ignoring the faults is only recommended for initial evaluation.
Figure 16. FAULTRES Change in Pin Configuration Tab
3.1.2Changing Exciter Signal Pre-Amplifier Gain
Changing the exciter amplifier gain can occur using the PGA411-Q1 block diagram as explained in
Section 2.3.1; however, this section focuses on same procedure using the Memory Map tab which is more
descriptive of how a controller interfaces with the PGA411-Q1 device for this type of operation.
In the preamplifier block, the amplification level of the exciter signal can be adjusted while the common
mode voltage is defined by the voltage at the COMAFE pin (typically 2.5 V). The preamplifier gain is
selectable though the EXTOUT_GL[15:12] bits in the DEV_OVUV1 register and affects both the
preamplifier ORS output and power amplifier output. For more information, refer to the PGA411-Q1 data
sheet, SLASE76.
Step 1.In the GUI, select the Memory Map tab. This section is the primary form of control for the
device registers. For the bit definitions, see the PGA411-Q1 data sheet. The Information box
on the right-side of the window also displays the bit definitions.
Step 2.Change the state of the device to DIAGNOSTICS mode. Refer to Figure 19 and
Section 2.3.2.
Step 3.Probe pins COMAFE to check the 2.5-V pin voltage and use a differential probe on the OE1
and OE2 pins. Figure 17 shows these test-point locations on the board.
OE1 —OE1 is the positive output of the exciter amplifier.
OE2 —OE2 is the negative output of the exciter amplifier.
Step 4.Connect the scope probe to OE1 and compare this waveform to the one shown in Figure 18.
In this waveform, the peak-to-peak voltage of the differential voltage output of the exciter is
11.12 VPP.
Figure 18. OE1-OE2 Differential Output from the Exciter
Step 5.Click on the DEV_OVUV1 address inside the register map as shown in Figure 19. Text
should appear in the Information box on the UTILITIES tab. This box displays information
regarding the bits in the DEV_OVUV1 address.
Figure 19. DEV_OVUV Register
Bits Relevant to Exciter Amplifier Gain
Step 6.Click the b14 and b13 bits to change the value inside the cell. To change the exciter
preamplifier gain from 1.5 V/V to 1.85 V/V, update the value of bits b15 through b12 to 1110
and write this register to the PGA411-Q1 device using the Write Selected button as explained
in Section 2.3.4.1. New bit values appear as shown in Figure 20.
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
ProductsApplications
Audiowww.ti.com/audioAutomotive and Transportationwww.ti.com/automotive
Amplifiersamplifier.ti.comCommunications and Telecomwww.ti.com/communications
Data Convertersdataconverter.ti.comComputers and Peripheralswww.ti.com/computers
DLP® Productswww.dlp.comConsumer Electronicswww.ti.com/consumer-apps
DSPdsp.ti.comEnergy and Lightingwww.ti.com/energy
Clocks and Timerswww.ti.com/clocksIndustrialwww.ti.com/industrial
Interfaceinterface.ti.comMedicalwww.ti.com/medical
Logiclogic.ti.comSecuritywww.ti.com/security
Power Mgmtpower.ti.comSpace, Avionics and Defensewww.ti.com/space-avionics-defense
Microcontrollersmicrocontroller.ti.comVideo and Imagingwww.ti.com/video
RFIDwww.ti-rfid.com
OMAP Applications Processorswww.ti.com/omapTI E2E Communitye2e.ti.com
Wireless Connectivitywww.ti.com/wirelessconnectivity