TEXAS INSTRUMENTS DAC7612 Technical data

DAC7612

Dual, 12-Bit Serial Input

DIGITAL-TO-ANALOG CONVERTER

FEATURES

● LOW POWER: 3.7mW

● FAST SETTLING: 7µs to 1 LSB

● 1mV LSB WITH 4.095V FULL-SCALE

RANGE

● COMPLETE WITH REFERENCE

● 12-BIT LINEARITY AND MONOTONICITY

OVER INDUSTRIAL TEMP RANGE

● 3-WIRE INTERFACE: Up to 20MHz Clock

● SMALL PACKAGE: 8-Lead SOIC

APPLICATIONS

● PROCESS CONTROL

● DATA ACQUISITION SYSTEMS

● CLOSED-LOOP SERVO-CONTROL

● PC PERIPHERALS

● PORTABLE INSTRUMENTATION

12-Bit DAC A

LOADDACS

DAC Register A

DESCRIPTION

The DAC7612 is a dual, 12-bit digital-to-analog converter (DAC) with guaranteed 12-bit monotonicity performance over the industrial temperature range. It requires a single +5V supply and contains an input shift register, latch, 2.435V reference, a dual DAC, and high speed rail-to-rail output amplifiers. For a fullscale step, each output will settle to 1 LSB within 7µs while only consuming 3.7mW.

The synchronous serial interface is compatible with a wide variety of DSPs and microcontrollers. Clock (CLK), Serial Data In (SDI), Chip Select (CS) and Load DACs (LOADDACS) comprise the serial interface.

The DAC7612 is available in an 8-lead SOIC package and is fully specified over the industrial temperature range of –40°C to +85°C.

OUTA

SBAS106

CLK

SDI

DAC7612

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

14-Bit Serial Shift Register

DAC Register B

12-Bit DAC B

GND

Ref

OUTB

SPECIFICATIONS

At TA = –40°C to +85°C, and VDD = +5V, unless otherwise noted.

DAC7612U DAC7612UB

PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS RESOLUTION 12 ✻ Bits

ACCURACY

Relative Accuracy Differential Nonlinearity Guaranteed Monotonic –1 ±1/2 +1 –1 ±1/4 +1 LSB Zero-Scale Error Code 000 Zero Scale Match Code 000 Full-Scale Voltage Code FFF Full-Scale Match Code FFF

ANALOG OUTPUT

Output Current Code 800 Load Regulation R Capacitive Load No Oscillation 500 ✻ pF Short-Circuit Current ±15 ✻ mA Short-Circuit Duration GND or V

DIGITAL INPUT

Data Format Serial ✻ Data Coding Straight Binary ✻ Logic Family CMOS ✻ Logic Levels

DYNAMIC PERFORMANCE

Settling Time DAC Glitch 2.5 ✻ nV-s Digital Feedthrough 0.5 ✻ nV-s

POWER SUPPLY

Power Dissipation V Power Supply Sensitivity ∆V

TEMPERATURE RANGE

Specified Performance –40 +85 ✻✻°C

(1)

H H H H

≥ 402Ω, Code 800

LOAD

–2 ±1/2 +2 –1 ±1/4 +1 LSB

–1 +1 +3 ✻✻✻ LSB

1/2 1/2 2 LSB

4.079 4.095 4.111 4.087 4.095 4.103 V 1/2 1/2 2 LSB

±5 ±7 ✻✻ mA

13 ✻✻ LSB

Indefinite ✻

0.7 • V

0.3 • V

±10 ✻ µA

✻ V

±10 ✻ µA

(2)

(tS) To ±1 LSB of Final Value 7 ✻ µs

+4.75 +5.0 +5.25 ✻✻✻ V

VIH = 5V, VIL = 0V, No Load, at Code 000

= 5V, VIL = 0V, No Load 3.5 7.5 ✻✻ mW

= ±5% 0.0025 0.002 ✻✻%/%

0.75 1.5 ✻✻ mA

✻ Same specification as for DAC7612U. NOTES: (1) This term is sometimes referred to as Linearity Error or Integral Nonlinearity (INL). (2) Specification does not apply to negative-going transitions where

the final output voltage will be within 3 LSBs of ground. In this region, settling time may be double the value indicated.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

DAC7612

PIN CONFIGURATION

PIN DESCRIPTIONS

Top View SO-8

SDI

CLK

LOADDACS

DAC7612U

3 4

ABSOLUTE MAXIMUM RATINGS

VDD to GND .......................................................................... –0.3V to 6V

Digital Inputs to GND .............................................. –0.3V to V

to GND ...........................................................–0.3V to VDD + 0.3V

OUT

Power Dissipation ........................................................................ 325mW

Thermal Resistance,

Maximum Junction Temperature.................................................. +150°C

Operating Temperature Range ...................................... –40°C to +85°C

Storage Temperature Range ....................................... –65 °C to +150°C

Lead Temperature (soldering, 10s) .............................................. +300°C

NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

........................................................... 150°C/W

OUTA

GND

OUTB

(1)

+ 0.3V

PIN LABEL DESCRIPTION

1 SDI Serial Data Input. Data is clocked into the internal

2 CLK Synchronous Clock for the Serial Data Input. 3 LOADDACS Loads the internal DAC registers. All DAC registers

4 CS Chip Select. Active LOW. 5V 6 GND Ground 7V 8V

OUTB

OUTA

serial register on the rising edge of CLK.

are transparent latches and are transparent when LOADDACS is LOW (regardless of the state of CS or CLK).

DAC B Output Voltage

Positive Power Supply

DAC A Output Voltage

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

MINIMUM

RELATIVE DIFFERENTIAL SPECIFICATION PACKAGE

PRODUCT (LSB) (LSB) RANGE PACKAGE NUMBER

ACCURACY NONLINEARITY TEMPERATURE DRAWING ORDERING TRANSPORT

DAC7612U ±2 ±1 –40°C to +85°C SO-8 182 DAC7612U Rails

"" " " ""DAC7612U/2K5 Tape and Reel

DAC7612UB ±1 ±1 –40°C to +85°C SO-8 182 DAC7612UB Rails

"" " " ""DAC7612UB/2K5 Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of “DAC7612U/2K5” will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.

(1)

NUMBER

(2)

MEDIA

DAC7612

EQUIVALENT INPUT LOGIC

LOADDACS

SDI

CLK

ESD protection

diodes to V

and GND

DAC Switches

DAC B Register

Data

Serial Shift Register

DAC A Register

DAC Switches

DAC7612

TIMING DIAGRAMS

SDI

CLK

SDI

CLK

LOADDACS

(MSB) (LSB)

A0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

CSS

LD1

CSH

LD2

LDW

LOADDACS

OUT

±1 LSB Error Band

LOGIC TRUTH TABLE TIMING SPECIFICATIONS

A1 A0

LOADDACS

CLK

X X X H H No Change No Change No Change

SERIAL SHIFT DAC DAC

XX LXXH

↑

L H Shifts One Bit No Change No Change

(1)

L No Change Loads Serial Loads Serial

Data Word Data Word

H L X H L No Change Loads Serial No Change

Data Word

H H X H L No Change No Change Loads Serial

Data Word

↑ Positive Logic Transition; X = Don’t Care.

NOTE: (1) A HIGH value is suggested in order to avoid to “false clock” from advancing the shift register and changing the DAC voltage.

DATA INPUT TABLE

B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 A1 A0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

TA = –40°C to +85°C and VDD = +5V.

SYMBOL DESCRIPTION MIN TYP MAX UNITS

t t t

LDW

DH LD1 LD2

CSS CSH

Clock Width HIGH 30 ns

Clock Width LOW 30 ns Load Pulse Width 20 ns

Data Setup 15 ns

Data Hold 15 ns

Load Setup 15 ns

Load Hold 10 ns

Select 30 ns

Deselect 20 ns

NOTE: All input control signals are specified with t of +5V) and timed from a voltage level of 2.5V. These parameters are guaranteed by design and are not subject to production testing.

= tF = 5ns (10% to 90%

DAC7612

+ 11 hidden pages