Texas Instruments ADS8861EVM-PDK User Manual
ADS8861EVM-PDK
User's Guide
SBAU214–October 2013
ADS8861EVM-PDK
This user's guide describes the operation and use of the ADS8861 evaluation module (EVM). The
ADS8861 is an 16-bit, true-differential, unipolar, successive approximation register (SAR), analog-to-digital
converter (ADC) with a maximum throughput of 1 MSPS. This ADC is very low power with excellent noise
and distortion performance for ac or dc signals. The performance demonstration kit (PDK) eases EVM
evaluation with additional hardware and software for computer connectivity through universal serial bus
(USB). The ADS8861EVM-PDK includes the ADS8861EVM as a daughter card, MMB0 motherboard,
A-to-B USB cable, and 6-V wall-adapter power supply. This user's guide covers the circuit description,
schematic diagram, and bill of materials for the ADS8861EVM daughter card.
The related documents shown in Related Documentation are available for download at www.ti.com.
Related Documentation
Device Literature Number
ADS8861 SBAS557
REF5045 SBOS410
OPA333 SBOS351
OPA330 SBOS432
THS4281 SLOS432
THS4521 SBOS458
TPS78833 SLVS382
ADCPro is a trademark of Texas Instruments.
Windows is a registered trademark of Microsoft Corporation.
I2C is a trademark of NXP Semiconductors.
Samtec is a trademark of Samtec, Inc.
All other trademarks are the property of their respective owners.
SBAU214–October 2013 ADS8861EVM-PDK
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
1
www.ti.com
Contents
1 ADS8861EVM-PDK Overview ............................................................................................. 3
2 EVM Analog Interface ...................................................................................................... 4
3 EVM Digital Interface ....................................................................................................... 6
4 EVM Power-Supply Inputs ................................................................................................. 7
5 EVM Digital Configuration ................................................................................................. 8
6 PDK Kit Setup ............................................................................................................... 9
7 PDK Kit Operation ......................................................................................................... 11
8 Bill of Materials, Schematics, and Layout .............................................................................. 14
List of Figures
1 Differential Input Example ................................................................................................. 4
2 Single-Ended Signal Example............................................................................................. 5
3 THS4281 Reference Driver with Complementary OPA333 for Drift and Offset Correction....................... 5
4 Serial 3-Wire Configuration................................................................................................ 8
5 Serial 4-Wire Configuration................................................................................................ 8
6 Plug-In Installer.............................................................................................................. 9
7 MMB0 Motherboard Jumper Configuration ............................................................................ 10
8 ADS8861EVM Jumper Configuration................................................................................... 11
9 Loading EVM Plug-in ..................................................................................................... 12
10 ADS8861EVM Plug-In: Device Configuration Tab .................................................................... 13
11 ADCPro Test Plug-ins .................................................................................................... 14
12 ADS8861EVM PCB: Top Layer ......................................................................................... 16
13 ADS8861EVM PCB: Ground Layer ..................................................................................... 16
14 ADS8861EVM PCB: Power Layer ...................................................................................... 17
15 ADS8861EVM PCB: Bottom Layer...................................................................................... 17
16 ADS8861EVM Schematic ................................................................................................ 18
List of Tables
1 J1: Analog Interface Pinout (Samtec 10 x 2)............................................................................ 4
2 SMA Analog Inputs ......................................................................................................... 4
3 J2: Serial Interface Header ................................................................................................ 6
4 J3: Power-Supply Interface Header ...................................................................................... 7
5 ADS8861EVM Bill of Materials .......................................................................................... 15
2
ADS8861EVM-PDK SBAU214–October 2013
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com
1 ADS8861EVM-PDK Overview
The ADS8861EVM is an evaluation module built to the TI modular EVM system specifications. The EVM
by itself does not have a microprocessor and cannot run software. Thus, the EVM is available as part of
the ADS8861EVM-PDK kit that combines the ADS8861EVM as a daughter board with the DSP-based
MMB0 motherboard using ADCPro™ software as a graphical user interface (GUI).
ADCPro software collects, records, and analyzes data from ADC evaluation boards. ADCPro runs different
plug-in programs to easily expand testing and data collection capabilities. In combination with the
ADS8861EVM plug-in program, ADCPro offers a comprehensive evaluation environment for the
ADS8861. For more details on ADCPro, see the ADCPro Analog-to-Digital Converter Evaluation Software
User's Guide (SBAU128), available for download from www.ti.com.
ADS8861EVM Daughter Board Features:
• Includes support circuitry as a design example to match ADC performance
• 3.3-V slave serial peripheral interface (SPI)
• Serial interface header for easy connection to TI DSP-based communication systems
• Compatible with the TI modular EVM system
• Designed for 5-V analog supply
• Onboard 4.5-V voltage reference
• Bipolar (–4.3 V to 4.3 V) or unipolar (0 V to 8.6 V) input range
• Allows single-ended or differential input signals
ADS8861EVM-PDK Overview
ADS8861EVM-PDK Kit Additional Features:
• USB port for computer interfacing
• Regulated 5-V and 3.3-V supplies for powering the EVM daughter board
• Easy-to-use evaluation software for Windows®operating systems
• Data collection to text files
• Built-in analysis tools including scope, FFT, and histogram displays
• Easily expandable with new analysis plug-in tools from Texas Instruments
SBAU214–October 2013 ADS8861EVM-PDK
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
3
AINP
AINN
10000pF
10
10
-
+
+
-
10
10
1k
1k
1k
THS4521
Vocm =+2.25V
-2.15V
+2.15V
1k
0V
-2.15V
+2.15V
0V
0.1V
4.4V
2.25V
0.1V
4.4V
2.25V
-4.3V
+4.3V
0V
5V
A0(-)
A0(+)
EVM Analog Interface
2 EVM Analog Interface
The ADS8861EVM is designed for easy interfacing to multiple analog sources. SMA connectors allow the
EVM to have input signals connected through coaxial cables. In addition, the Samtec™ connector
provides a convenient 10-pin, dual-row, header and socket combination at J1. Consult Samtec at
www.samtec.com or call 1-800-SAMTEC-9 for a variety of mating connector options. All analog inputs are
buffered by the THS4521 high-speed, fully-differential amplifier in order to properly drive the ADS8861
ADC inputs.
Use appropriate caution when handling these pins. Table 1 summarizes the pinout for the analog interface
J1.
Pin Number Signal Description
J1.10 A0(–)
J1.12 A0(+) Channel 0 positive differential input or input for single-ended signals.
Table 2 lists the SMA analog inputs.
Pin Number Signal Description
J4 A0(–)
J5 A0(+) Channel 0 positive differential input or input for single-ended signals.
www.ti.com
Table 1. J1: Analog Interface Pinout (Samtec 10 x 2)
Channel 0 negative differential input. This pin can be grounded for singleended signals.
Table 2. SMA Analog Inputs
Channel 0 negative differential input. This pin can be grounded for singleended signals.
2.1 Differential Input Signal Configuration
Although the ADS8861 can only convert unipolar differential signals, bipolar differential signals can be
applied at the EVM inputs because the EVM inputs are conditioned by the THS4521 fully-differential
amplifier. This EVM sets the THS4521 output common-mode voltage to 2.25 V, corresponding to V
Thus, a bipolar differential signal with a common-mode voltage of 0 V can be applied at the EVM inputs
A0(–) and A0(+). Then, the THS4521 shifts the common-mode voltage to 2.25 V. Even though the input
common-mode voltage can be corrected, the input signals must limit the differential range from –4.3 V to
4.3 V to avoid saturating the amplifier output because the THS4521 is powered by a 5-V supply. Figure 1
shows an input signal with a 0-V common-mode voltage and an 8.6-V differential voltage, where the
common-mode voltage is changed from 0 V to 2.25 V.
4
ADS8861EVM-PDK SBAU214–October 2013
Figure 1. Differential Input Example
Copyright © 2013, Texas Instruments Incorporated
/ 2.
REF
Submit Documentation Feedback
5V
5V
0.22
+
-
+
1k
1µF
+
-
+
OPA333
THS4281
10µF
1µF
20k
1k
1µF
Vref
4.5V from
REF5045
AINP
AINN
10000pF
10
10
-
+
+
-
10
10
1k
1k
1k
THS4521
Vocm =+2.25V
1k
-4.3V
+4.3V
0V
0.1V
4.4V
2.25V
0.1V
4.4V
2.25V
-4.3V
+4.3V
0V
5V
A0(+)
A0(-)
0V
+8.6V
www.ti.com
2.2 Single-Ended Signal Configuration
The ADS8861 can only convert single-ended signals between 0 V and V
single-ended signal to a differential signal, thus allowing a larger input voltage range for the EVM input
A0(+). The single-ended signal range can be 0 V to 8.6 V or –4.3 V to 4.3 V to avoid saturating the
amplifier output. The EVM A0(–) input should be grounded for single-ended signals, as shown in Figure 2.
Figure 2. Single-Ended Signal Example
2.3 Voltage Reference
The reference voltage should be below 5 V because the EVM is powered by a 5-V analog supply. This
EVM uses a 4.5 V value created by the onboard REF5045. This value is then filtered by an RC filter with a
160-Hz cutoff frequency to minimize noise contribution. Finally, the filtered reference value is buffered by
the THS4281 that functions as the driver for the ADC reference input pin. To meet performance
specifications, a 10-μF capacitor with a small ESR is also present at the ADC reference input pin. This
large capacitive load reduces the THS4281 effective bandwidth to 2 MHz, making the THS4281 total noise
contribution approximately 22 μ
complement the THS4281 by minimizing offset and drift.
. The OPA333 and the additional feedback are optional, but do
VRMS
EVM Analog Interface
. The THS4521 can condition a
REF
Figure 3. THS4281 Reference Driver with Complementary OPA333 for Drift and Offset Correction
SBAU214–October 2013 ADS8861EVM-PDK
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
5
EVM Digital Interface
3 EVM Digital Interface
Samtec part numbers SSW-110-22-F-D-VS-K and TSM-110-01-L-DV-P provide convenient 10-pin, dualrow, header and socket combinations at P1. The header and socket provides access to the ADC digital
control pins. Consult Samtec at www.samtec.com or call 1-800-SAMTEC-9 for a variety of mating
connector options.
Table 3 summarizes the pinouts for the digital interface J2.
Pin Number Signal Description
J2.1 CS or CONVST Chip-select input that can be used as a convert start
J2.3 SCLK Serial clock input
J2.7 CS or CONVST
J2:13 SDO or MISO SDO or MISO output
J2.15 INT
J2.17 CONVST Directly connects to the convert start pin if JP3 is installed
J2.4, J2.10, and J2.18 GND Digital ground connections
J2.16, J2.20 I2C™ bus
J2.2, J2.5-6, J2.8-9, J2.11-12,
J2.14, and J2:19
www.ti.com
Table 3. J2: Serial Interface Header
Chip-select input that can be used as a convert start intended for
the MMB0 motherboard
20-kΩ pull-up resistor for detecting falling edges at the end of
conversions
I2C bus; used only used to program the U4 EEPROM on the
EVM board
Unused Unused
3.1 Serial Interface (SPI)
The ADS8861 ADC uses SPI serial communication in mode 1 (CPOL = 0, CPHA = 1) with high-speed
clocks greater than 30 MHz or uses mode 0 (CPOL = 0, CPHA = 0) for slower clocks. Because the serial
clock (SCLK) frequency can be as fast as 80 MHz, the ADS8861EVM offers 47-Ω resistors between the
SPI signals and J2 to aid with signal integrity. Typically, in high-speed SPI communication, fast signal
edges can cause overshoot; these 47-Ω resistors slow down the signal edges in order to minimize signal
overshoot.
3.2 I2C Bus for Onboard EEPROM
The ADS8861EVM has an I2C bus that records the board name and assembly date to communicate with
the onboard EEPROM. This bus is not used in any form by the ADS8861 converter.
6
ADS8861EVM-PDK SBAU214–October 2013
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
www.ti.com
4 EVM Power-Supply Inputs
J3 is the power-supply input connector. Table 4 lists the configuration details for J3.
Pin Number Pin Name Function Required
J3.3 +5VA 5-V analog supply Yes
J3.5 GND Digital ground input Yes
J3.6 GND Analog ground input Yes
J3.7 1.8 VD 1.8-V digital supply Optional
J3.9 3.3 VD 3.3-V digital supply Yes
J3.10 5 VD 5-V digital supply No
P3.1-2, P3.4, and P3.7-8 Unused Unused No
4.1 Analog Power Options
The ADS8861EVM board is designed to function with a 5-V analog power supply connected to J3.3. The
ADS8861 is limited to 3.6 V as an analog supply. Therefore, the board regulates down the 5-V analog
supply with an onboard 3.3-V LDO (TPS78833).
4.2 Digital Power Options
The ADS8861EVM connects the digital power supply of the ADS8861 to 3.3 VD (J3.10) with a 0-Ω
resistor. This 3.3-V supply matches the 3.3-V logic level of the MMB0 motherboard.
EVM Power-Supply Inputs
Table 4. J3: Power-Supply Interface Header
4.3 Analog and Digital Grounds
The EVM only has one ground plane for analog and digital supplies; thus, pins J3.5 and J3.6 are tied
together to this ground plane. Therefore, both supply grounds should be connected to pins J3.5–6 in order
to share the same ground.
SBAU214–October 2013 ADS8861EVM-PDK
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated
7
Loading...