Texas Instruments CD74HCT40103M96, CD74HCT40103M, CD74HCT40103E, CD74HC40103M96, CD74HC40103M Datasheet

CD74HC40103,

[ /Title
(CD74H
C40103,
CD74H
CT4010

3)
/Sub­ject
(High
Speed
CMOS
Logic 8-

Data sheet acquired from Harris Semiconductor
SCHS221

November 1997

Features

• Synchronous or Asynchronous Preset

• Cascadable in Synchronous or Ripple Mode

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55

• Balanced Propagation Delay and Transition Times

• Significant Power Reduction Compared to LSTTL
Logic ICs

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N

at VCC = 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V

= 0.8V (Max), VIH = 2V (Min)

IL

- CMOS Input Compatibility, I

= 30%, NIH = 30% of V

IL

≤ 1µA at VOL, V

l

o

C to 125oC

Ordering Information

PART NUMBER TEMP. RANGE (oC) PACKAGE

CD74HC40103E -55 to 125 16 Ld PDIP E16.3
CD74HCT40103E -55 to 125 16 Ld PDIP E16.3
CD74HC40103M -55 to 125 16 Ld SOIC M16.15
CD74HCT40103M -55 to 125 16 Ld SOIC M16.15

NOTES:

1. When ordering, use the entire partnumber. Add the suffix 96 to
obtain the variant in the tape and reel.

2. Wafer ordiefor this partnumber is availablewhich meets allelec­trical specifications. Please contact your local sales office or
Harris customer service for ordering information.

OH

CC

PKG.

NO.

CD74HCT40103

High Speed CMOS Logic

8-Stage Synchronous Down Counters

Description

The Harris CD74HC40103 and CD74HCT40103 are
manufactured with high speed silicon gate technology and
consist of an 8-stage synchronous down counter with a
single output which is active when the internal count is zero.
The 40103 contains a single 8-bit binary counter. Each has
control inputs for enabling or disabling the clock, for clearing
the counter to its maximum count, and for presetting the
counter either synchronously or asynchronously. All control
inputs and the

In normal operation, the counter is decremented by one
count on each positive transition of the CLOCK (CP).
Counting is inhibited when the
output goes low when the count reaches zero if the
is low, and remains low for one full clock period.

When the
clocked into the counter on the next positive clock transition
regardless of the state of the
low, data at the P0-P7 inputs are asynchronously forced into
the counter regardless of the state of the
inputs. Input P0-P7 represent a single 8-bit binary word for
the 40103. When the MR input is low, the counter is
asynchronously cleared to its maximum count of 255
regardless of the state of any other input. The precedence
relationship between control inputs is indicated in the truth
table.

If all control inputs except
count, the counters will jump to the maximum count, giving a
counting sequence of 100 or 256 clock pulses long.

The 40103 may be cascaded using the
output, in either a synchronous or ripple mode. These
circuits possess the the low power consumption usually
associated with CMOS circuitry, yet have speeds
comparable to low power Schottky TTL circuits and can drive
up to 10 LSTTL loads.

TC output are active-low logic.

TE input is high. The TC

TE input

PE input is low, data at the P0-P7 inputs are

TE input. When the PL input is

PE, TE, or CLOCK

10

TE are high at the time of zero

TE input and the TC

,

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright

© Harris Corporation 1997

1

File Number 1596.1

Pinout

Functional Diagram

CD74HC40103, CD74HCT40103

CD74HC40103, CD74HCT40103

(PDIP, SOIC)

TOP VIEW

V

1

CP

2

MR

3

TE

4

P0

5

P1
P2

6
7

P3

GND

8

14

TC

P7

13

P6

12

P5

11

P4

10

P3

7

P2

6

P1

5

P0

4

16

CC

15

PE (SYNC)

14

TC

13

P7

12

P6
P5

11
10

P4

9

PL (ASYNC)

PL

TE

PE

159312 168

CP

MR

CC

V

GND

TRUTH TABLE

CONTROL INPUTS

PRESET MODE ACTIONMR PL PE TE

1111 Synchronous Inhibit Counter
1110 Count Down
1 1 0 X Preset On Next Positive Clock Transition
1 0 X X Asynchronously Preset Asychronously
0 X X X Clear to Maximum Count

NOTE:
1 = High Level.
0 = Low Level.
X = Don’t Care.
Clock connected to clock input.
Synchronous Operation: changes occur on negative-to-positive clock transitions.
Load Inputs: MSB = P7, LSB = P0.

2

CD74HC40103, CD74HCT40103

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V

DC Input Diode Current, I

IK

For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Diode Current, I

OK

For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Source or Sink Current per Output Pin, I

O

For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA

DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA

Operating Conditions

Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC

Supply Voltage Range, V

HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V

HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V

Input Rise and Fall Time

2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)

4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)

6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θJA is measured with the component mounted on an evaluation PC board in free air.

CC

Thermal Resistance (Typical, Note 3) θJA (oC/W)

PDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160

Maximum Junction Temperature. . . . . . . . . . . . . . . . . . . . . . .150oC

Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC

Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . .300oC

(SOIC - Lead Tips Only)

CC

DC Electrical Specifications

PARAMETER SYMBOL

HC TYPES

High Level Input
Voltage

Low Level Input
Voltage

High Level Output
Voltage
CMOS Loads

High Level Output
Voltage
TTL Loads

Low Level Output
Voltage
CMOS Loads

Low Level Output
Voltage
TTL Loads

Input Leakage
Current

Quiescent Device
Current

V

IH

V

IL

V

OH

V

OL

I

I

I

CC

TEST

CONDITIONS

(V) IO(mA) MIN TYP MAX MIN MAX MIN MAX

I

V

CC

(V)

o

C -40oC TO 85oC -55oCTO125oC

25

UNITSV

- - 2 1.5 - - 1.5 - 1.5 - V

4.5 3.15 - - 3.15 - 3.15 - V
6 4.2 - - 4.2 - 4.2 - V

- - 2 - - 0.5 - 0.5 - 0.5 V

4.5 - - 1.35 - 1.35 - 1.35 V
6 - - 1.8 - 1.8 - 1.8 V

VIHor VIL-0.02 2 1.9 - - 1.9 - 1.9 - V

-0.02 4.5 4.4 - - 4.4 - 4.4 - V

-0.02 6 5.9 - - 5.9 - 5.9 - V

- - ---- - - - V

-4 4.5 3.98 - - 3.84 - 3.7 - V

-5.2 6 5.48 - - 5.34 - 5.2 - V

VIHor VIL0.02 2 - - 0.1 - 0.1 - 0.1 V

0.02 4.5 - - 0.1 - 0.1 - 0.1 V

0.02 6 - - 0.1 - 0.1 - 0.1 V

- - ---- - - - V
4 4.5 - - 0.26 - 0.33 - 0.4 V

5.2 6 - - 0.26 - 0.33 - 0.4 V

VCC or

-6--±0.1 - ±1-±1µA

GND

VCC or

0 6 - - 8 - 80 - 160 µA

GND

3