User Manual
VX4244
16-Channel Digitizer Module
070-9067-06
This document supports firmware version X.XX
and above.
Warning
The servicing instructions are for use by qualified
personnel only. To avoid personal injury, do not
perform any servicing unless you are qualified to
do so. Refer to the Safety Summary prior to
performing service.
Copyright T ektronix, Inc. 1994. All rights reserved. Licensed software products are owned by Tektronix or its suppliers
and are protected by United States copyright laws and international treaty provisions.
Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the
Rights in T echnical Data and Computer Software clause at DFARS 252.227-7013, or subparagraphs (c)(1) and (2) of the
Commercial Computer Software – Restricted Rights clause at F AR 52.227-19, as applicable.
T ektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supercedes
that in all previously published material. Specifications and price change privileges reserved.
Printed in the U.S.A.
T ektronix, Inc., P.O. Box 1000, Wilsonville, OR 97070–1000
TEKTRONIX and TEK are registered trademarks of T ektronix, Inc.
WARRANTY
T ektronix warrants that this product will be free from defects in materials and workmanship for a period of three (3) years
from the date of shipment. If any such product proves defective during this warranty period, T ektronix, at its option, either
will repair the defective product without charge for parts and labor, or will provide a replacement in exchange for the
defective product.
In order to obtain service under this warranty, Customer must notify Tektronix of the defect before the expiration of the
warranty period and make suitable arrangements for the performance of service. Customer shall be responsible for
packaging and shipping the defective product to the service center designated by T ektronix, with shipping charges prepaid.
T ektronix shall pay for the return of the product to Customer if the shipment is to a location within the country in which the
T ektronix service center is located. Customer shall be responsible for paying all shipping charges, duties, taxes, and any
other charges for products returned to any other locations.
This warranty shall not apply to any defect, failure or damage caused by improper use or improper or inadequate
maintenance and care. T ektronix shall not be obligated to furnish service under this warranty a) to repair damage resulting
from attempts by personnel other than T ektronix representatives to install, repair or service the product; b) to repair
damage resulting from improper use or connection to incompatible equipment; or c) to service a product that has been
modified or integrated with other products when the effect of such modification or integration increases the time or
difficulty of servicing the product.
THIS WARRANTY IS GIVEN BY TEKTRONIX WITH RESPECT TO THIS PRODUCT IN LIEU OF ANY
OTHER WARRANTIES, EXPRESSED OR IMPLIED. TEKTRONIX AND ITS VENDORS DISCLAIM ANY
IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
TEKTRONIX’ RESPONSIBILITY TO REPAIR OR REPLACE DEFECTIVE PRODUCTS IS THE SOLE AND
EXCLUSIVE REMEDY PROVIDED TO THE CUST OMER FOR BREACH OF THIS WARRANTY. TEKTRONIX
AND ITS VENDORS WILL NOT BE LIABLE FOR ANY INDIRECT , SPECIAL, INCIDENTAL, OR
CONSEQUENTIAL DAMAGES IRRESPECTIVE OF WHETHER TEKTRONIX OR THE VENDOR HAS
ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.
Table of Contents
Getting Started
Operating Basics
General Safety Summary iii. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Service Safety Summary vii. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Preface ix. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Getting Started 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Product Description 1–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Accessories 1–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Controls and Indicators 1–6. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Configuration 1–7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Installation 1–9. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Installation Checklist 1–11. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional Check 1–12. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating Basics 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Power-on 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Front-Panel Indicators 2–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Instrument I/O – VXIbus Basics 2–3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Syntax and Commands
Appendices
Glossary and Index
Command Syntax 3–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional Command Groups 3–5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Command Descriptions 3–7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IEEE 488.2 Common Commands 3–51. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Appendix A: Specifications A–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Appendix B: Input/Output Connections B–1. . . . . . . . . . . . . . . . . . . . . . . .
Appendix C: Self Test Failures C–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Appendix D: Module Diagnostic Commands D–1. . . . . . . . . . . . . . . . . . . .
Appendix E: Examples E–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Appendix F: Performance Verification Tests F–1. . . . . . . . . . . . . . . . . . . .
Appendix H: User Service G–1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
VX4244 16-Channel Digitizer Module User Manual
i
General Safety Summary
Review the following safety precautions to avoid injury and prevent damage to
this product or any products connected to it.
Only qualified personnel should perform service procedures.
While using this product, you may need to access other parts of the system. Read
the General Safety Summary in other system manuals for warnings and cautions
related to operating the system.
Injury Precautions
Avoid Electric Overload
Ground the Product
Do Not Operate Without
Covers
Use Proper Fuse
Do Not Operate in
Wet/Damp Conditions
Do Not Operate in an
Explosive Atmosphere
To avoid electric shock or fire hazard, do not apply a voltage to a terminal that is
outside the range specified for that terminal.
This product is indirectly grounded through the grounding conductor of the
mainframe power cord. To avoid electric shock, the grounding conductor must
be connected to earth ground. Before making connections to the input or output
terminals of the product, ensure that the product is properly grounded.
To avoid electric shock or fire hazard, do not operate this product with covers or
panels removed.
To avoid fire hazard, use only the fuse type and rating specified for this product.
To avoid electric shock, do not operate this product in wet or damp conditions.
To avoid injury or fire hazard, do not operate this product in an explosive
atmosphere.
Product Damage Precautions
Provide Proper Ventilation
Do Not Operate With
Suspected Failures
VX4244 16-Channel Digitizer Module User Manual
To prevent product overheating, provide proper ventilation.
If you suspect there is damage to this product, have it inspected by qualified
service personnel.
iii
General Safety Summary
Safety Terms and Symbols
Terms in This Manual
Terms on the Product
These terms may appear in this manual:
WARNING. Warning statements identify conditions or practices that could result
in injury or loss of life.
CAUTION. Caution statements identify conditions or practices that could result in
damage to this product or other property.
These terms may appear on the product:
DANGER indicates an injury hazard immediately accessible as you read the
marking.
WARNING indicates an injury hazard not immediately accessible as you read the
marking.
CAUTION indicates a hazard to property including the product.
Symbols on the Product
The following symbols may appear on the product:
DANGER
High Voltage
Protective Ground
(Earth) T erminal
ATTENTION
Refer to Manual
Double
Insulated
iv
VX4244 16-Channel Digitizer Module User Manual
Certifications and Compliances
General Safety Summary
Overvoltage Category
Overvoltage categories are defined as follows:
CAT III: Distribution level mains, fixed installation
CAT II: Local level mains, appliances, portable equipment
CAT I: Signal level, special equipment or parts of equipment, telecommunica-
tion, electronics
VX4244 16-Channel Digitizer Module User Manual
v
Service Safety Summary
Only qualified personnel should perform service procedures. Read this Service
Safety Summary and the General Safety Summary before performing any service
procedures.
Do Not Service Alone
Use Care When Servicing
With Power On
Do not perform internal service or adjustments of this product unless another
person capable of rendering first aid and resuscitation is present.
Dangerous voltages or currents may exist in this product. Disconnect power,
remove battery (if applicable), and disconnect test leads before removing
protective panels, soldering, or replacing components.
To avoid electric shock, do not touch exposed connections.
VX4244 16-Channel Digitizer Module User Manual
vii
Preface
Conventions
This is the user manual for the VX4244 16-Channel Digitizer Module.
Please read and follow all instructions for installation and configuration. Use the
Installation Checklist to insure proper installation, and as a record of initial
settings.
This manual assumes you are familiar with VXIbus instruments and operation,
and with the purpose and function of this instrument. The Operating Basics
section gives a summary of VXIbus operation, and presents an overview of this
instrument’s operation.
The Syntax and Commands section has a summary of all the commands, and
detailed descriptions of each command.
The names of all switches, controls, and indicators appear in this manual exactly
as they appear on the instrument.
Specific conventions for programming are given in the section Syntax and
Commands and in Appendix E: Examples.
VX4244 16-Channel Digitizer Module User Manual
ix
Getting Started
Product Description
This section begins with a brief description of the VX4244, and then explains
how to configure and install the module in a VXIbus mainframe. Then you can
choose to perform the quick functional check, also included in this section, to
gain confidence that the instrument operates properly.
The VX4244 16-Channel Digitizer Module is a printed circuit board assembly
for use in a mainframe conforming to the VXIbus Specification. The VX4244
supplies sixteen channels of 16-bit differential input, analog-to-digital conversion data, sampling at up to 200 kHz. The sixteen analog inputs are organized as
four groups of four channels each. Each group can operate independently, or in
concert with any or all of the other groups. For example, one group could be
actively acquiring data, while the second group is waiting for a trigger, the third
group transferring data, and the fourth group is being post-processed. Programmable features of each channel group include the sampling frequency, arming,
triggering, acquisition control (pre-/center-/post-triggering), and the number of
active channels in the group. In addition, each channel’s input range is independently programmable.
Triggering
Time-tag
Refer to Figure 1–1 for a functional block diagram of the VX4244.
The VX4244 provides extensive triggering control. The trigger inputs for each
channel group include the eight VXI TTL triggers, an external trigger input, an
internal (software) trigger, the VXI command trigger, and a four-quadrant
threshold/ slope trigger. Any or all of these twelve conditions can be logically
ANDed or ORed to generate the group trigger (except for the VXI command and
software triggers, which are mutually exclusive). In addition, each of the four
group triggers is fed to a master trigger logic circuit, which allows the four group
triggers to be logically ANDed or ORed to generate a master trigger output. The
master trigger out can also be programmed to strobe any of the eight VXI TTL
triggers.
A 32-bit time-tag counter is provided for each channel group. The input to the
time-tag can be either the VXI 10 MHz ECL clock (100 ns resolution), or the
master sampling clock. The time-tag clocks are free-running until the channel
group is triggered (at which time the counters are inhibited from counting). The
SYNC signal described below can be used to reset the time-tag counters.
VX4244 16-Channel Digitizer Module User Manual
1–1
Getting Started
1 of 4 Analog
Front End
Channel Group
Memory
Master Clock
32–Bit Counter
/32
Read
GRP 1 32-BIT Register
Time
GRP 2 32-BIT Register
GRP 3 32-BIT Register
Tag
/32
GRP 4 32-BIT Register
Time Tag Circuitry
Cross Switch
Select 1, 2 or
4 Channels
A/D Front
End
Armed/Triggered
LED’S
POWER
FAIL
ACCESS
ERROR
MSB
LSB
Select LED
Display Group
ARMED
TRIG
MIP
MC
Development Board Interface
VXI
10MHz
Not Triggered = Enabled
Trigger 1–4
Clear
Time Tag
Enables
Group
1–4
Status
Development
Board Interface
External
Sync In
TTL Trig
Sync
1
2
3
4
VXI (FDC) Ram Interface
Serial/Parallel
Serial/Parallel
Serial/Parallel
Serial/Parallel
Control
XC3042
Memory
Arbitration
& Control
FDC
DMA
Req
CPU
Sync
Sync Out
Master Clock Out
External Clock In
Sample
Clocks
Data Bus /16
Address Bus
Control
FDC Transfer Request (to 66901)
CPU
68330
/16
CPU Address/Data Bus
4MHz
Clock Sync
Clear
Master Clock
Clear
Clock 1
Clock 2
Clock 3
Clock 4
64K X 16
SRAM
/16/16
/16
CPU Data Bus
VXI
10MHz
Divide by 1 to 65280
Divide by 2
30.6362Hz - 2.0MHz
76.5931Hz - 5.0MHz
Grp 1
Divide by
1/65280
Ext
Grp 2
Divide by
1/65280
Ext
64K X 16
SRAM
CPU RAM Interface
RAM
128K
X 16
FDC Requests
FDC Requests
from Front-End’s
from Front-End’s
Ext
64K X 16
68901 Interrupt
Control
Clock Circuitry
Grp 3
Divide by
1/65280
SRAM
ROM
64K
X 16
Divide by
1/65280
Ext
64K X 16
SRAM
Threshold Comparator
(8 bit)
P P>Q
Flash
ROM
256K
X 16
To CPU
Int 5
Int 4
ASIC Interrupts
Write FIFO Empty
Read FIFO Full
Programmable (ASIC Int 1)
Programmable (ASIC Int 2)
Grp 4
31..16
15..0
Q
SYSD
31..16
SYSD
15..0
Figure 1–1: VX4244 Block Diagram
1–2
VX4244 16-Channel Digitizer Module User Manual
SYSD 31..16
SYSD 15..0
VXI Interface
Sys Data Bus
Word
Long Word
High/Low Word
Getting Started
VME D31-16
VME D15-0
ASIC Interrupts
Write FIFO Empty
Read FIFO Full
Programmable (ASIC Int 1)
Programmable (ASIC Int 2)
I/O Group
Select
Clock 1
Clock 2
Clock 3
Clock 4
Sample
Clock Out
Group Select
1 of 4
Channel
FDC (DMA)
Requests
(0-3)
FDC
Chan
4/5
Trigger Circuitry
Group Select
1 of 4
Trigger Out
Master Trigger Out
64K X 16
SRAM
AND/OR
One
Shot
Address
Decode
Sys Addr Bus
SAD Bus
System Interface
Trigger 1
Trigger 2
Trigger 3
Trigger 4
21 US Nominal
Low Pulse
MUX’d
Address/Data
ASIC
ADG294
Interface
Threshold Detect
(Quadrant Slope)
Group 1
AND/OR
Group 2
AND/OR
Group 3
AND/OR
Group 3
AND/OR
TTL Trig Sync
VXI
XC3042
Trigger
Control
SAD 15-0
VME
A31-16
Enable
Enable
VME
Interrupts
External Trigger In
VXI CMD Trigger
CPU Trigger
VXI TTL Triggers 7..0
Select
1 of 8
Select
1 of 7
VXI TTL
Triggers
VX4244 16-Channel Digitizer Module User Manual
1–3
Getting Started
Synchronization
Sampling
Data Collection
A SYNC function is provided for synchronizing multiple digitizers. This
function can be programmed to use any of seven (1 through 7) VXI TTL trigger
inputs (if enabled), a software command, or an external sync input. The SYNC
input is the logical OR of these conditions. The SYNC signal is global to all
channel groups, and resets all frequency generation counters on the module. In
addition, the SYNC signal is used to reset the time-tag counters. A front panel
SYNC OUT signal is provided which is the logical OR of the three conditions
described above.
The module uses a two-stage clock scheme. The first stage is the master
(reference) clock. Its source can be programmed to be either internal (4 MHz) or
the VXI 10 MHz ECL clock. This clock is divided by two, then fed to a 16-bit
divider to generate the master clock. The master clock is then fed to each of the
four channel groups, which employ an additional 16-bit divider to generate the
actual sampling clock for the group. In addition, each group can be programmed
to use the EXTERNAL CLOCK input signal from the front panel.
Pre-/center-/post-triggering is programmable for each channel group. In addition,
Fast Data Channel (FDC) requests can be generated at programmable sample
counts. This programmability allows data to be transferred from a group at the
same time data is being acquired.
Configuration
Inputs
DSP
The number of channels active within each group is programmable. Any one of
the four channels may be enabled, or any two of the four channels, or all four
channels can be enabled. A total of 256 Kwords of memory is available to each
channel group. If only one channel is enabled, it gets the entire 256 Kwords. For
two channels, each channel gets 128 Kwords, and for four channels, each
channel gets 64 Kwords.
Each channel’s differential input range is independently programmable to ±0.2,
0.5, 1.0, 2.0, 5.0, 10.0, or 20.0 V. Single-ended signals can be acquired by
grounding the negative side of the input.
An isolation relay is supplied for each input, to protect both the module and the
unit-under-test from spurious voltages on power-on. These relays switch between
an on-board reference for self test (default), and the analog inputs.
To facilitate interfacing to digital signal processors, all serial bit streams and
required control signals from all sixteen A/D channels are brought out through
the front-edge connector.
1–4
VX4244 16-Channel Digitizer Module User Manual
Getting Started
BITE (Built-in Test
Accessories
Fuses
Equipment)
The VX4244 Module has +5, –5, +12, –12, +24, –24, and –2 V fuse(s). The
fuses protect the module in case of an accidental shorting of the power bus or
any other situation where excessive current might be drawn.
If the +5 V fuse opens, the VXIbus Resource Manager will be unable to assert
SYSFAIL INHIBIT on this module to disable SYSFAIL*.
If any fuse opens, the fault must be removed before the fuse is replaced. Refer to
a qualified service person for assistance.
Built-in Test Equipment is provided by extensive self tests that are automatically
invoked on power-up, and may also be invoked on command. Circuitry tested
includes the CPU and all memory, the Analog-to-Digital (A/D) converters,
thresholds, latches and counters, the analog front-end, and the signal cross
switching. Arming, triggering, measurement complete, time-tag, and EEPROM
are also tested. The front panel LEDs provide visual BITE for module operation.
Table 1–1 lists the standard accessories included with the VX4244.
T able 1–1: Standard Accessories
Accessory Part Number
VX4244 User Manual 070-9067-XX
VX4244 Reference Manual 070-9377-XX
VX4244 16-Channel Digitizer Module User Manual
1–5
Getting Started
Controls and Indicators
The following controls and indicators are provided to select and display the
functions of the VX4244 Module’s operating environment. See Figures 1–2
and 1–3 for their physical locations.
Switches
LEDs
LEDs
Signal
Inputs
Digital
I/O
The Logical Address switches must be correctly set to insure proper operation.
See Configuration for details of how to set the switches.
The following LEDs are visible at the top of the VX4244 Module’s front panel to
indicate the status of the module’s operation. See Operating Basics for a
description of each LED’s meaning.
POWER FAIL
ARMED ACCESS
TRIG ERROR
MIP GRP2
MC GRP1
S79 MSD
S89 LSD
Logical
Address
Switches
1–6
Figure 1–2: VX4244 Connector, Indicator, and Switch Locations
VX4244 16-Channel Digitizer Module User Manual
LEDs
Signal
Inputs
Digital
I/O
Getting Started
Configuration
Logical Address Switches
Figure 1–3: VX4244 Front Panel
The following switches must be correctly set to insure proper operation. Refer to
Figure 1–2 for their physical locations.
Each function module in a VXIbus System must be assigned a unique logical
address, from 1 to 255 decimal. The base VMEbus address of the VX4244 is set
to a value between 1 and FFh (255d) by two hexadecimal rotary switches. Align
the desired switch position with the arrow on the module shield.
VX4244 16-Channel Digitizer Module User Manual
1–7
Getting Started
The actual physical address of the VX4244 Module is on a 64 byte boundary. If
the switch representing the most significant digit (MSD) of the logical address is
set to position X and the switch representing the least significant digit (LSD) of
the logical address is set to position Y, then the base physical address of the
VX4244 will be [(64d * XYh) + 49152d]. For example:
L.A. MSD LSD Base Physical Address (d)
Ah 0 A (64 * 10) + 49152 = 49792d
15h 1 5 (64 * 21) + 49152 = 50496d
where:
L.A. = Logical Address
MSD = Most Significant Digit
LSD = Least Significant Digit
IEEE-488 Address
Front Panel Connectors
Using the VX4244 Module in an IEEE-488 environment requires knowing the
module’s IEEE-488 address in order to program it. Different manufacturers of
IEEE-488 interface devices may have different algorithms for equating a logical
address with an IEEE-488 address. Consult the operating manual of the
IEEE-488 Interface Module being used.
The front panel has two 50-pin D-type connectors. Refer to Appendix B for
connector pinouts.
1–8
VX4244 16-Channel Digitizer Module User Manual
Installation
Getting Started
This section describes how to install the VX4244.
Tools Required
Requirements and
Cautions
A slotted screwdriver set is required for proper installation.
The VX4244 Module is a C size VXIbus instrument module and therefore may
be installed in any C or D size VXIbus mainframe slot other than slot 0. If the
module is being installed in a D size mainframe, consult the operating manual
for the mainframe to determine how to install the module in that particular
mainframe. Setting the module’s Logical Address switch defines the module’s
programming address. Refer to Configuration for information on selecting and
setting the module’s logical address. To avoid confusion, it is recommended that
the slot number and the logical address be the same.
NOTE. Note that there are two printed ejector handles on the card. To avoid
installing the card incorrectly, make sure the ejector marked “VX4244” is at the
top.
In order to maintain proper mainframe cooling, unused mainframe slots must be
covered with the blank front panels supplied with the mainframe.
Based on the number of instrument modules ordered with a Tektronix mainframe, blank front panels are supplied to cover all unused slots. Additional
VXIbus C size single-slot and C size double-slot blank front panels can be
ordered from your Tektronix supplier.
NOTE. Verify that the mainframe is able to provide adequate cooling and power
with this module installed. Refer to the mainframe Operating Manual for
instructions.
If the VX4244 is used in a Tektronix Mainframe, all VX4244 cooling requirements will be met.
NOTE. If the VX4244 Module is inserted in a slot with any empty slots to the left
of the module, the VME daisy-chain jumpers must be installed on the backplane
in order for the VXI Module to operate properly. Check the manual of the
mainframe being used for jumpering instructions.
VX4244 16-Channel Digitizer Module User Manual
1–9
Getting Started
Installation Procedure
Follow these steps to install the VX4244.
CAUTION. The VX4244 Module is a piece of electronic equipment and therefore
has some susceptibility to electrostatic damage (ESD). ESD precautions must be
taken whenever the module is handled.
1. Record the revision level, serial number (located on the label on the top
shield of the VX4244), and switch settings on the Installation Checklist.
2. The module can now be inserted into one of the instrument slots of the
mainframe.
3. Cable Installation. If the mainframe has a cable tray, route the cable from the
front panel of the module down through the cable tray at the bottom of the
mainframe and out the rear of the mainframe.
1–10
Figure 1–4: Module Installation
VX4244 16-Channel Digitizer Module User Manual
Installation Checklist
Getting Started
Installation parameters will vary depending on the mainframe being used. Be
sure to consult the mainframe Operating Manual before installing and operating
the module.
Revision Level:
Serial No.:
Mainframe Slot Number:
Switch Settings:
VXIbus Logical Address Switch:
(FFh enables dynamic configuration.)
Interrupt Level Select Switch: Dynamically programmed by the Resource
Manager.
Cables Installed: (if any)
Performed by: _______________________ Date: _____________
VX4244 16-Channel Digitizer Module User Manual
1–11
Getting Started
Functional Check
The VX4244 Module will execute a self test at power-on, or on direction of a
VXIbus hard or soft reset condition, or on command. The power-on self test
consists of an interface self test and an instrument self test. The commanded self
test performs only the instrument self test. A VXIbus hard reset occurs when
another device, such as the VXIbus Resource Manager, asserts the backplane line
SYSRST*. A VXIbus soft reset occurs when another device, such as the
VX4244’s commander, sets the Reset bit in the VX4244’s Control register.
At power-on, as well as during self test, all analog inputs remain isolated from
the module’s front panel connector.
During power-on, or a hard or soft reset, the following actions take place:
1. The SYSFAIL* (VME system-failure) line is set active, indicating that the
module is executing a self test, and the Failed LED is on. In the case of a
soft reset, SYSFAIL* is set. However, all Tektronix/CDS commanders will
simultaneously set SYSFAIL INHIBIT. This is done to prevent the resource
manager from prematurely reporting the failure of a card.
2. A subset of the instrument self test, as described in the *TST command, is
then executed. This tests the CPU and all memory, the Analog to Digital
(A/D) converters, thresholds, latches and counters, and the analog front-end.
Arming, triggering, measurement complete, time-tag, and EEPROM are also
tested. If the self test fails, the module makes an internal record of what
failure(s) occurred. The ERROR? command can be used to view the results.
3. On completion of the interface self test, SYSFAIL* is de-asserted. If the test
fails, the SYSFAIL* line remains active. If the interface self test passed, the
SYSFAIL* line is released, and the module enters the VXIbus PASSED state
(ready for normal operation). If it failed, the module enters the VXIbus
FAILED state.
After self test, the module is returned to its default state, as described in the
*RST command description.
Self test can also be run at any time during normal operation by using the *TST
command. This test is more comprehensive than the power-on test, as it is not
subject to the 5 second completion requirement. At the end of a self test initiated
by this command, the module is restored to its power-on state.
1–12
VX4244 16-Channel Digitizer Module User Manual
Getting Started
During a commanded self test:
1. SYSFAIL* is not asserted.
2. The module executes a comprehensive test of the instrument.
3. When the self test is completed, the module sets itself to the power-on
default state, with the exception of queuing any errors detected by the self
test. The ERROR? command can be used to view the results.
SYSFAIL * Operation
SYSFAIL* becomes active during power-on, hard or soft reset, self test, or if the
module loses any of its power voltages. When the mainframe Resource Manager
detects SYSFAIL* set, it will attempt to inhibit the line. This will cause the
VX4244 Module to deactivate SYSFAIL* in all cases except when +5 V power
is lost.
VX4244 16-Channel Digitizer Module User Manual
1–13
Operating Basics
Power-on
The VX4244 16-Channel Digitizer Module is a VXIbus Message Based
instrument, and communicates using the VXIbus Word Serial Protocol. The
module is programmed by ASCII characters issued from the system controller to
the VX4244 via the module’s VXIbus commander and the VXIbus mainframe
backplane. Refer to the manual for the VXIbus device that will be the VX4244
Module’s commander for details on the operation of that device.
The sixteen analog inputs of the VX4244 are organized as four groups of four
channels each. Each group can operate independently, or in concert with any or
all of the other groups. For example, one group could be actively acquiring data,
while the second group is waiting for a trigger, the third group transferring data,
and the fourth group is being post-processed. Programmable features of each
channel group include the sampling frequency, arming, triggering, acquisition
control (pre-/center-/post-triggering), and the number of active channels in the
group. In addition, each channel’s input range is independently programmable.
The VX4244 will complete its self test and be ready for programming five
seconds after power-on. The VXIbus Resource Manager may add an additional
one or two second delay. The Power LED will be on, and all other LEDs off. The
MSG LED will blink during the power-on sequence as the VXIbus Resource
Manager addresses all modules in the mainframe. The default condition of the
module after power-on is is listed in the *RST command description. Self test
failures are described in Appendix C.
The format and syntax for the command strings is described in Syntax and
Commands. An alphabetical listing of the complete description of each command
is in the Command Descriptions.
Front-Panel Indicators
The VX4244 current operating status may be determined from the LEDs on the
front panel.
Power LED
Failed LED
VX4244 16-Channel Digitizer Module User Manual
This green LED is normally lighted and is extinguished if the ±5, –2, ±12, or
±24 V supplies fail or module fuses blow.
This normally off red LED is lighted whenever SYSFAIL* is asserted, indicating
a module failure. Module failures include failure to correctly complete an
2–1
Operating Basics
interface self test, loss of a power rail, or failure of the module’s central
processor.
If the module loses any of its power voltages, the Failed LED will go on and
SYSFAIL* will be asserted. A module power failure is indicated when the
module’s Power LED is extinguished.
Access LED
Armed LED
TRIG (Triggered) LED
MIP (Measurement In
Progress) LED
MC (Measurement
Complete) LED
Error LED
This yellow LED is normally off. When lighted, it indicates that the module is
processing a VMEbus cycle. The LED is controlled by circuitry that appears to
stretch the length of the VMEbus cycle. For example, a 5 s cycle will light the
LED for approximately 0.2 seconds. The LED will remain lighted if the module
is being constantly accessed.
When lighted, this green LED indicates the channel group is “armed” and is
awaiting or processing the trigger. This LED goes out when data sampling is
complete.
When lighted, this green LED indicates the channel group has triggered.
When lighted, this green LED indicates that sampling for the channel group is
taking place. The LED is turned off whenever the memory is full, the memory is
accessed via the CPU, or the module is halted or reset.
This green LED indicates the conversion process for the channel group is
complete.
This yellow LED indicates an error has been detected by the module. It is cleared
when all errors have been read from the module, or the module is reset.
2–2
GRP2, GRP1 LEDs
These LEDs reflect the current channel group being displayed (see the DISPlay
command). They are encoded as shown below.
GRP2 GRP1 Group
Off Off 1
Off On 2
On Off 3
On On 4
VX4244 16-Channel Digitizer Module User Manual
Instrument I/O – VXIbus Basics
CAUTION. If the user’s mainframe has other manufacturer’s computer boards
operating in the role of VXIbus foreign devices, the assertion of BERR* (as
defined by the VXIbus Specification) may cause operating problems on these
boards.
The VX4244 Module is a C size single slot VXIbus Message-Based Word Serial
instrument. It uses the A16, D16 VME interface available on the backplane P1
connector and does not require any A24 or A32 address space. The module is a
D16 interrupter.
The VX4244 Module is neither a VXIbus commander or VMEbus master, and
therefore it does not have a VXIbus Signal register. The VX4244 is a VXIbus
message based servant.
The module supports the Normal Transfer Mode of the VXIbus, using the Write
Ready, Read Ready, Data In Ready (DIR), and Data Out Ready (DOR) bits of
the module’s Response register.
Operating Basics
A Normal Transfer Mode read of the VX4244 Module proceeds as follows:
1. The commander reads the VX4244’s Response register and checks if the
Write Ready and DOR bits are true. If they are, the commander proceeds to
the next step. If not, the commander continues to poll these bits until they
become true.
2. The commander writes the Byte Request command (0DEFFh) to the
VX4244’s Data Low register.
3. The commander reads the VX4244’s Response register and checks if the
Read Ready and DOR bits are true. If they are, the commander proceeds to
the next step. If not, the commander continues to poll these bits until they
become true.
4. The commander reads the VX4244’s Data Low register.
A Normal Transfer Mode Write to the VX4244 Module proceeds as follows:
1. The commander reads the VX4244’s Response register and checks if the
Write Ready and DIR bits are true. If they are, the commander proceeds to
the next step. If not, the commander continues to poll the Write Ready and
DIR bits until they are true.
2. The commander writes the Byte Available command which contains the data
(0BCXX or 0BDXX, depending on the End bit) to the VX4244’s Data Low
register.
VX4244 16-Channel Digitizer Module User Manual
2–3
Operating Basics
The VX4244 Module also supports the Fast Handshake Mode during readback.
In this mode, the module is capable of transferring data at optimal backplane
speed without the need of the commander’s testing any of the handshake bits.
The VX4244 Module asserts BERR* to switch from Fast Handshake Mode to
Normal Transfer Mode, per VXI Specification. The VX4244’s Read Ready,
Write Ready, DIR and DOR bits react properly, in case the commander does not
support the Fast Handshake Mode.
A Fast Handshake Transfer Mode Read of the VX4244 Module proceeds as
follows:
1. The commander writes the Byte Request command (0DEFFh) to the
VX4244’s Data Low register.
2. The commander reads the VX4244’s Data Low register.
The VX4244 Module has no registers beyond those defined for VXIbus message
based devices. All communications with the module are through the Data Low
register, the Response register or the VXIbus interrupt cycle. Any attempt by
another module to read or write to any undefined location of the VX4244’s
address space may cause incorrect operation of the module.
VX4244 Configuration
Registers
As with all VXIbus devices, the VX4244 Module has registers located within a
64 byte block in the A16 address space.
The base address of the VX4244 device’s registers is determined by the device’s
unique logical address and can be calculated as follows:
Base Address = V * 40H + C000H
where V is the device’s logical address as set by the Logical Address switches.
Table 2–1 is a list of the VX4244 Configuration registers with a complete
description of each. In this list, RO = Read Only, WO = Write Only, R = Read,
and W = Write. The address is relative to the module’s base address.
T able 2–1: Register Definitions
Register Address T ype Value (Bits 15–0)
ID Register 0000H RO 1011 1111 1111 1 100 (BFFCh)
Device Type 0002H RO See Device Type definition below
Status 0004H R Defined by state of interface
Control 0004H W Defined by state of interface
2–4
Offset 0006H WO Not used
Protocol 0008H RO 1111 0111 1111 1111 (F7FFh)
Response 000AH RO Defined by state of the interface
VX4244 16-Channel Digitizer Module User Manual
Operating Basics
T able 2–1: Register Definitions (Cont.)
Register Value (Bits 15–0)TypeAddress
Data High 000CH Not used
Data Low 000EH W See Data Low definition below
Data Low 000EH R See Data Low definition below
Register Bit Definitions. The Read Protocol command response is F62Bh.
VX4244 16-Channel Digitizer Module User Manual
2–5
Command Syntax
Command protocol and syntax for the VX4244 Module are as follows:
H A command string consists of a string of ASCII-encoded characters (up to
H Commands can be sent either individually, or strung together by delimiting
255 maximum) terminated by a <program message terminator>. The
<program message terminator> is optional white space, followed by any one
of the following command terminations:
A line feed <LF> character (0a hex, 10 decimal)
The END bit set
The END bit with a line feed
The command string is buffered until the terminator is encountered, at which
time the entire string is processed.
the individual commands with a semi-colon (;). For example, the string
sets channel 2 to a voltage range of ±10 volts, and group 1’s trigger source to
the external trigger input.
NOTE. Up to twenty command strings can be queued for processing by the
module. If this limit is exceeded, the additional command strings will be lost,
until space is freed up on the input queue. The Wait to Continue (*WAI) and
Operation Complete Query (*OPC?) commands will block processing and cause
the queue to fill up.
H All characters in a command may be sent in either upper or lower case form.
H Multiple data parameters passed by a command, or returned in a response are
separated by a comma (,).
VX4244 16-Channel Digitizer Module User Manual
3–1
Command Syntax
H White space characters can be used to make a command string more
readable, and are ASCII-encoded bytes in the range 00–09, 0B–20 hex
(0–9,11–32 decimal). This range includes the ASCII control characters and
the space, but excludes the line feed <LF>. White space characters are
ignored when legally encountered in a command string. White space is
allowed anywhere in a command string, EXCEPT for the following:
Within a program mnemonic (for example, VO LT)
Around a colon (:) mnemonic separator (for example, VOLT: RANGE or
VOLT :RANGE)
Between a mnemonic and a (?) (for example, VOLT:RANGE ?)
Following an asterisk (*) (for example, * STB?)
Within a number (for example, 12 34)
Within a channel/group list (for example, ( @1) or (@1, 2) )
The following is a legal command string illustrating the use of white space:
VOLT:RANGE 1.00E+1 (@1,2,5:9); ERR?; fetch:data? 10 , 11
Without white spaces, this string is:
VOLT:RANGE1.00E+1(@1,2,5,9);ERR?;fetch:data?10,11
H A question mark (?) following a command indicates a response is to be
returned. All responses from the module are terminated with the line feed
<LF> (0a hex) character.
NOTE. If a read operation is performed without first issuing a command
requiring a response (?), a BUS TIMEOUT will occur.
H In the command descriptions, the following special characters are used.
Except for the colon (:), these characters are not part of the command, and
should not be sent. If an optional field is omitted, the command’s default will
be applied.
[ ] Brackets indicate an optional field
| A bar indicates a logical OR choice
: A colon is used to separate command fields
3–2
< > Field indicator
VX4244 16-Channel Digitizer Module User Manual
Command Syntax
Field Definitions
<channel list>. The channel list field is used to apply commands to multiple
channels. Channels can be listed individually, separated by a comma; sequentially, separated by a colon; or a combination of the two. For example,
(@1,3,5,9:11,16) specifies channels 1, 3, 5, 9, 10, 11, and 16. Valid channel
numbers are 1 through 16. If a query response is expected from the command,
the response is returned in the same order as the channel list. For example
specifying (@1,16,2) returns the value of channel 1, followed by the value of
channel 16, followed by the value of channel 2. In addition (ALL) can be
specified as a channel list, equivalent to (@1:16).
<group list>. The group list field is used for those commands which apply to a
channel group. There are four channel groups of four channels each:
Group Channels
1 1 – 4
2 5 – 8
3 9 – 12
4 13 – 16
The same syntax as the <channel list> applies to the <group list>. For example,
(@1,2,3:4) specifies groups 1, 2, 3, and 4. In addition (ALL) can be specified as
a group list, equivalent to (@1:4).
Specifiers
<channel id> or <group id>. Some commands can only be specified on a single
channel or group. The syntax is the same as above, but only one channel or
group can be specified, for example, (@1).
<boolean>. ASCII 0 or 1
<hex16 value>. 16 bit hex value, ASCII 0000 through FFFF, right justified.
<x..y>. Any single value between x and y, inclusive of x and y.
VX4244 16-Channel Digitizer Module User Manual
3–3
Command Syntax
Syntax Example
Numeric Value Formats
Capital letters indicate the minimum required characters which need to be sent.
Lower case letters are optional. As an example, the syntax of one of the voltage
commands is given as:
[SENSe:]VOLTage[:DC]:RANGe[:UPPer] <voltage> [<channel list>]
Each of the following is a valid form of this command:
SENSE:VOLTAGE:DC:RANGE:UPPER 1.0E+00 (@1)
volt:dc:rang:upp 1.0 (@1)
volt:rang:upp 1 (@1)
volt:rang 1 (defaults to channel 1)
When specifying numeric values, fixed or floating-point formats are allowed. All
numbers are rounded to the nearest value appropriate for the particular command
as specified in the command description. If a sign is not specified, the number is
assumed to be positive.
A number whose value is 5 can be represented by any of the following:
5
5.0000
+.5e1
+05
50E-1
5.0
0.500E+001
0.0000000000000005e16
3–4
VX4244 16-Channel Digitizer Module User Manual
Functional Command Groups
This section lists the VX4244 commands by functional command group.
System Commands
Module Commands
Command Summary
Although these non-data commands are initiated by the VX4244’s commander
rather than the system controller, they have an effect on the VX4244 Module.
The following VXIbus Instrument Protocol Commands will affect the VX4244:
Command Effect
Clear The module clears its VXIbus interface and any pending commands.
Current module operations are unaffected.
Trigger If programmed, this command can be used to trigger the VX4244
sampling process.
Begin Normal
Operation
Read Protocol The module will return its protocol to its commander.
The module will begin operation if it has not already done so.
A summary of the VX4244 Module’s commands is listed below. This is
followed by detailed descriptions of each of the commands. A sample program
using these commands is shown in Appendix E: Examples.
Command Description
ABORt stops data sampling on the group(s) specified.
ARM controls the use of the external ARM input, and zeroing memory when
CALibrate calibrates the channel specified for the voltage range specified.
DISPlay controls the LED display on the front panel: ARMED, TRIG, MIP, and
ERRor reads the error messages from the module or returns the number of
FDC sets up Fast Data Channel functions.
FETCh retrieves some basic signal parameters.
FORMat enables/disables overrun flagging.
FREQuency sets various sampling clock parameters, and controls clock synchro-
INITiate arms the specified channel groups.
OUTPut controls various output functions of the module.
VX4244 16-Channel Digitizer Module User Manual
a group(s) is INITiated.
MC, showing the state of the specified channel group.
error messages queued.
nization.
3–5
Functional Command Groups
>
comm
event
status reporting.
Command Description
ROSCillator sets the reference (master) clock frequency.
ROUTe defines the active channels within a channel group.
SWEep sets up the group sampling frequencies and record lengths
TRIGger sets group triggering parameters.
VERSion returns the SCPI command version level.
VOL Tage sets the input voltage ranges of the channels.
IEEE 488.2 Commands
Command Description
*CAL? Calibration query; returns the calibration status.
*CLS Clear Status command; clears the Event Status Register (ESR) and
any pending Service Requests (SRQs).
*ESE <mask
*ESE? Event Status Enable (ESE) query; returns the value of the Event Status
*ESR? Event Status Register (ESR) query; returns the value of the Event
*IDN? Identification query; returns a 4-field response.
*OPC Operation Complete command; controls setting the OPC bit in the
*OPC? Operation Complete query; puts a 1 in the output queue when all
*RST Reset; resets the module to its power-on state.
*SRE Service Request Enable (SRE) register; defines the mask for
*SRE? Service Request Enable (SRE) query; returns the value of the Service
Event Status Enable (ESE)
Enable register.
Status Register.
Event Status register (ESR).
pending operations have been completed.
generating VXI Request True interrupts.
Request Enable register.
and; defines the mask for
3–6
*STB? Status Byte (SB) query; returns the value of the status byte register.
*TST Execute the self test.
*TST? Self Test query; returns the self test status.
*WAI W ait to Continue; suspends command processing until all pending
operations have been completed.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
This section lists the VX4244-specific commands and queries in alphabetic
order. The IEEE 488.2 Common Commands are listed in the next section.
ABORt
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
Related Commands
Description
Examples
N/A
N/A
N/A
N/A
INITiate
The ABORt command disarms and stops data sampling (if active) on the
specified group(s). All input relays of the specified group(s) are opened.
If [<group list>] is not specified, it defaults to 1.
Command Response
ABORT (@1) N/A; abort sampling on channel group 1.
abor (@1:4) N/A; abort sampling on all channel groups.
VX4244 16-Channel Digitizer Module User Manual
3–7
Command Descriptions
ARM
Command Syntax
Query Syntax
Query Response(s)
ARM
[:SEQuence[<n>]]
[:LAYer[<n>]]
:SLOPe POSitive | NEGative
:SOURce EXTernal | IMMediate [<group list>]
:ZERO <boolean> [<group list>]
ARM
[:SEQuence[<n>]]
[:LAYer[<n>]]
:SLOPe?
:SOURce? [<group list>]
:ZERO? [<group list>]
:SLOPe POS | NEG
:SOURce EXT | IMM
:ZERO 0 | 1 (1 = enabled)
*RST Value
Limits
Related Commands
Description
:SLOPe POSitive
:SOURce IMMediate (all groups)
:ZERO 0 (all groups)
<boolean> 0 | 1
<n> 1 to 32767
INITiate
The ARM commands define various conditions for arming the group triggers in
response to an INITiate command.
ARM:SLOPe defines the active edge of the external arm input. It is executed on
receipt of an INITiate command.
ARM:SOURce EXTernal enables the external arm input. If EXTernal is
specified, the INITiate command arms the external arm input, which must
3–8
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
transition through the specified slope to arm the triggers. ARM:SOURce
IMMediate internally arms the triggers on INITiate.
ARM:ZERO controls whether group memory is zeroed prior to arming the
triggers when an INITiate command is received. A ‘1’ indicates memory is to be
cleared. A ‘0’ does not clear the memory.
If [<group list>] is not specified, it defaults to 1. If <boolean> is not specified, it
defaults to 0.
The optional SEQuence and LAYer fields are included for SCPI compatibility
only, and have no effect on the module.
NOTE. The ARMED LED reflects the state of the internal armed signal only.
When the module is armed, the LED will light regardless of the state of the
external armed input (if enabled).
Examples
NOTE. The external arm input is global to all channel groups. If a channel group
has been previously initiated with negative slope, and external arm is enabled
(and has not armed), then initiating a new channel group with a positive arm
slope will cause the first group’s external arm to become active.
Command Response
ARM:SEQUENCE1:
LA YER1:SLOPE NEGATIVE
arm:slop? NEG<LF>
arm:sour ext (@2) N/A; set group 2 to enable external arm.
arm:source?(all) IMM,EXT,IMM,IMM<LF>
ARM:zero 1 (@2,4) N/A; enable zeroing of memory for groups 2 and 4.
arm:zero?(@1:4) 0,1,0,1<LF>
N/A; set external arm slope to negative edge true.
VX4244 16-Channel Digitizer Module User Manual
3–9
Command Descriptions
CALibrate
Command Syntax
Query Syntax
Query Response(s)
*RST value
Limits
Related Commands
CALibrate
:VALUe <calibration value> [<channel id>]
:ZERO <voltage range> [<channel id>]
CALibrate
:VALUe?
:ZERO?
:VALUe? +xx.xxxxxx, +yy.yyyyy
(x’s = offset value; y’s = gain value)
:ZERO? +xx.xxxxxx (offset value)
N/A
<calibration value> 0.0796 – 19.90
<voltage range> 0.2 – 20.0 (rounded up to nearest input range)
*CAL?
3–10
Description
This command calibrates the range specified for the channel specified. The
CAL:VALUE command calibrates the gain and offset for the value specified (see
the table below). The CAL:ZERO command calibrates only the offset for the
range and channel specified. If <voltage range> is zero, the CAL:ZERO
command will calibrate the offset for all ranges on the channel specified.
The Error LED will blink while the calibration command is being executed. This
command resets the module prior to execution. After completion, the module is
restored to its *RST state with the exception that calibration errors (if any) will
be queued.
The CAL:VALUe? query returns the calibrated offset and gain values. The
CAL:ZERO? query returns the calibrated offset value.
The *CAL? query, the Operation Complete bit of *ESR?, or the *SRE interrupt
can be used to determine when the calibration has completed. If the calibration
fails, the ERRor? command can be used to view the results.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
The following commands are allowed during the CALibrate routine (all others
are ignored):
*CAL? *ESE? *ESR? *IDN?
*SRE? *STB? *TST? *WAI
*OPC *OPC?
If [<channel id>] is not specified, it defaults to 1.
For firmware revisions 1.3 and later, a differential calibration is performed to
increase the DC accuracy of the input ranges. That is, each range is calibrated
based on its +95% and –95% values. See Appendix G for the calibration
procedure. Use the following calibration values to calibrate the implied input
range:
Examples
Input V oltage Span Recommended Calibrator
Voltage
±0.0796 – ±0.199 ±0.190 VDC 0.2
±0.199 – ±0.499 ±0.475 VDC 0.5
±0.499 – ±0.999 ±0.950 VDC 1.0
±0.999 – ±1.990 ±1.900 VDC 2.0
±1.990 – ±4.990 ±4.750 VDC 5.0
±4.990 – ±9.990 ±9.500 VDC 10.0
±9.990 – ±19.90 ±19.00 VDC 20.0
Command Response
CALibrate:VALUe 0.19 (@5) N/A; calibrate the gain and offset of the 0.2 volt range for
channel 5 to an input value of 0.19 volts.
CAL:ZERO 5(@16) N/A; zero the offset for channel 16, range 5.
CAL:ZERO 0 (@1) N/A; zero the offset for all channel 1 ranges.
CALibrate:VALUe? +0.000006,–0.190006<LF>
CAL:ZERO? +0.000006<LF>
Range Calibrated
VX4244 16-Channel Digitizer Module User Manual
3–11
Command Descriptions
DISPlay:GROUp
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
Related Commands
Description
1 to 4 (currently displayed group)
1
1 through 4
N/A
The DISPlay:GROUp command controls the display on the front panel for the
ARMED, TRIG (triggered), MIP (measurement in progress), and MC (measurement complete) LEDs. The state of these signals for the group specified is
displayed. A lighted LED indicates the signal is active.
The group LEDs also provide a visual indication of which channel group is
being displayed. These LEDs are encoded as:
3–12
Examples
GRP2 GRP1 Group
Unlit Unlit 1
Unlit Lit 2
Lit Unlit 3
Lit Lit 4
If [<1..4>] is not specified, it defaults to 1.
Command Response
DISPLAY:GROUP 3 N/A; display group 3’s status.
DISP:GROUP? 3<LF>
disp:grou 1 N/A; display group 1’s status.
VX4244 16-Channel Digitizer Module User Manual
ERRor?
Command Descriptions
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
Related Commands
Description
N/A
[SYSTem:]
ERRor?
ERRor:COUNt?
Error message or number of errors queued.
N/A
N/A
N/A
The error command reads the error messages from the module. Up to 20 errors
can be queued. Errors are output on a first-in first-out basis. If the error queue is
filled, the last error in the queue is overwritten with the message –350,“Queue
overflow”. If no errors are queued, or when the queue has been emptied, the
module will respond with 0,“No error”. Where applicable, a <description> field
is provided to clarify the error. The maximum error message length is 255
characters.
The ERR:COUNT? command returns the number of error messages queued.
If enabled, the module will set the appropriate Error bit in the Event Status
register (*ESR? command) when an error is detected. See the *ESR? command
for more detail.
Error values from –100 to –199 are Command errors. Error values from –200 to
–299 are Execution errors. Error values from –300 to –399 are Device Dependent
errors. Error values from –400 to –499 are Query errors. Error messages are:
0,"No error"
-100,"Command error;<description>"
-102,"Syntax error;<description>"
-103,"Invalid separator;<description>"
-109,"Missing parameter;<description>"
-110,"Command header error;<description>
-112,"Program mnemonic too long;<description>"
-113,"Undefined header;<description>"
VX4244 16-Channel Digitizer Module User Manual
3–13
Command Descriptions
-131,"Invalid suffix;<description>"
-171,"Invalid expression;<description>"
-220,"Parameter error;<description>"
-221,"Settings conflict;<description>"
-222,"Data out of range;<description>"
-223,"Too much data;<description>"
-300,"Device-specific error;LCA failure,<description>"
-300,"Device-specific error;EEPROM error,<description>"
-300,"Device-specific error;Calibration error,<description>"
-311,"Memory error;<description>"
-315,"Configuration memory lost;<description>"
-330,"Self-test failed;<description>"
-350,"Queue overflow"
-400,"Query error;Missing `?'<description>"
-410,"Query INTERRUPTED"
Examples
Command Response
SYSTEM:ERROR? 0,“No error”<LF>
err? –1 13,“Undefined header;VOLX:RANGE 5”<LF>
ERR:Count? 1<LF>
3–14
VX4244 16-Channel Digitizer Module User Manual
FETCh
Command Descriptions
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
N/A
FETCh
:MAXimum? [<count>][,<starting address>] [<channel id>]
:MINimum? [<count>][,<starting address>] [<channel id>]
:AVErage? [<count>][,<starting address>] [<channel id>]
:TRMS? [<count>][,<starting address>] [<channel id>]
:DATa? <count> [,<starting address>] [<channel id>]
:BINary? <count> [,<starting address>] [<channel id>]
:PTRansition? [<count>][,<starting address>] [<channel id>]
:NTRansition? [<count>][,<starting address>] [<channel id>]
:TIMEtag? [<group list>]
See the examples below.
<count> the amount of memory available/channel
<starting address> 0 (trigger address)
<count> 1 to the amount of memory available/channel
Related Commands
Description
<starting address> ± the amount of memory available/channel
ROUTe
TRIGger:OFFSet?
The FETCh commands retrieve some basic signal parameters.
<count> defines the number of samples to perform the FETCh on. For example,
FETCh:MAX 100 returns the maximum value found in the first 100 samples
after the trigger. If <count> is not specified, it defaults to the amount of memory
available for that channel. <count> MUST be specified for FETCh:BINary and
FETCh:DATa, or an out of range error will be generated.
<starting address> defines the starting address of the data relative to the trigger
address (address 0). For example, FETCh:MIN 100,–50 returns the minimum
value found in 100 samples beginning 50 locations before the trigger, the trigger
point (address 0), and ending 49 locations after the trigger. If <starting address>
is not specified, it defaults to 0. If a single channel is active in a group, there is a
four sample ambiguity as to the actual trigger address. For example, if a
VX4244 16-Channel Digitizer Module User Manual
3–15
Command Descriptions
threshold trigger was specified, the actual trigger point can be anywhere from
address 0 to address 3. For two channels/group, the ambiguity is 2 (address 0 to
1). For four channels/group, there is no ambiguity. See the TRIGger:OFFSet?
query for determining the actual trigger location.
If <channel id> is not specified, it defaults to 1. Except for time-tag data, note
that only one channel can be specified per FETCh command. Also, the channel
specified must have been ROUTed, or an error will be generated when a FETCh
command is received.
Because the FETCh commands take a relatively long time to process, the Error
LED will blink while the FETCh command is being executed. If a FETCh is
requested on an armed channel, the channel’s group will be disarmed before
executing the FETCh. For this case, address 0 is set to the current write address
of the memory (presumably the oldest data in memory).
MAXimum returns the maximum value found for the channel specified.
MINimum returns the minimum value found.
AVErage returns the average value calculated.
DATa returns ASCII encoded data. A maximum of 1000 data values can be
returned per FETCh command.
BINary returns two’s complement binary data via word serial. A maximum of
5000 binary data values can be returned per FETCh command. For two’s
complement data, hex 8000 represents negative full scale (–32768 decimal), hex
0000 represents 0, and hex 7fff represents positive full scale (32768 decimal).
One bit below zero is ffff hex, and one bit above zero is 0001 hex. The actual
value of the sample is (binary value * (voltage range / 32768)). For word serial
transfers, the most significant byte is transferred first, followed by the least
significant byte.
PTRansition returns the maximum positive transition found between any two
successive data points.
NTRansition returns the maximum negative transition found between any two
successive data points.
TRMS returns the true RMS value of the data. The TRMS is the square root of
the sum of the squares of each data point, divided by the number of samples.
For the MAX, MIN, PTR, and NTR responses, the second value returned is the
address of the data relative to the trigger address (0).
3–16
TIMEtag reads the time tag values of the specified group(s). The resolution of
the time is based on the source programmed by the FREQ:TIMEtag command.
The time-tag counters are zeroed when a synchronization pulse is received, then
immediately begin counting. The counters continuously count until their
respective group is triggered, at which time their count is frozen. This provides
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
the relative time between group triggers and absolute time relative to the sync
signal.
For a time-tag clock source of 10 MHz (100 ns resolution), the counters can
count to 100e–9 * (2^32 – 1) = 429.497 seconds before rolling over. If the
master clock were selected at 200 kHz (5 s resolution), the counters would
count to 21474.8 seconds (5.965 hours). If [<group list>] is not specified, it
defaults to 1.
Examples
Command Response
FETCH:MAXIMUM?(@1) Fetch the maximum value of channel 1. The first value is the
maximum value found. The second value is the address of the
maximum value.
+1 1.123456,0123456<LF>
fetch:data? 3,123455 Fetch the data around the maximum value found in the
example above.
+1 1.123000,+11.123456,+11.123400<LF>
fetc:min? 100 Fetch the minimum value of 100 samples beginning at address
0 of channel 1.
–1.123456,0000000<LF>
fetch:ave? (@16) Fetch the average value of channel 16.
+3.333333<LF>
fetch:data? 3,250 Fetch 3 data values beginning 250 locations after the trigger.
+1 1.123456, +1.234567, –1.234567<LF>
fetch:bin? 100,321 Fetch 100 binary samples beginning 321 locations after the
trigger.
––– returns two’s complement binary data –––
fetch:ptr? Fetch the maximum positive transition found.
fetch:ntr? Fetch the maximum negative transition found.
fetch:timetag?(@2) Fetch the time-tag value of channel 2.
fetch:trms? Fetch the true RMS value.
VX4244 16-Channel Digitizer Module User Manual
+1.234567,0123456<LF>
–1.234567,0123456<LF>
+1.123456789012E+02<LF>
+0.003009<LF>
3–17
Command Descriptions
FORMat
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
Related Commands
Description
!
"
!
"
:OVERrun 0 | 1 (1 = enabled)
:OVERrun 0 (off)
<boolean> 0 to 1
VXI:FDC
INITiate
The FORMat:OVERrun command controls flagging of data loss during
continuous Fast Data Channel (FDC) data acquisition.
The OVERrun option is a means to flag data loss when collecting data in a
continuous (free-run) acquisition scenario. As memory is being filled, periodic
Fast Data Channel (FDC) requests can be generated to off-load the data from the
module. If the system controller does not off-load the data sufficiently fast,
overrun can occur since data is continuously being acquired.
3–18
The overrun option uses the least significant bit (LSB) of the 16-bit data to flag
when overrun has occurred. An LSB of 0 indicates no overrun. If overrun occurs,
the LSB is set high for the four samples prior to where data loss occurred, and
additional data acquisition is inhibited. As memory is freed by off-loading data
from the module, additional data samples can be acquired.
For example, suppose that the module was set up with overrun enabled in the
2048 sample FDC AUTO mode, and initiated continuously:
If no FDC transfers occurred, the module would collect 128 buffers of 2048
samples each, and then inhibit additional collection until a buffer was freed. The
last four samples of the 128th buffer would have the LSB bit set to 1.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
The overrun function is global to all channel groups on the module. Because it
affects the data values being acquired, it can not be modified if any group is
actively sampling data. An error will be generated on receipt of an INITiate
command if this is attempted. A ‘1’ enables the overrun mode. A ‘0’ disables it.
Examples
Command Response
FORMAT:OVERRUN? 0<LF>
form:over 1 No response; enable overrun mode.
VX4244 16-Channel Digitizer Module User Manual
3–19
Command Descriptions
FREQuency:TINTerval
FREQuency:RANGe
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
[SENSe:]
FREQuency
:TINTerval [<time interval>] [<group list>]
:RANGe [<frequency>] [<group list>]
[SENSe:]
FREQuency
:TINTerval? [<group list>]
:RANGe? [<group list>]
:TINTerval +x.xxxxxxxE+xx (time interval)
:RANGe +x.xxxxxxxE+xx (frequency value)
:TINTerval 5 s (all groups)
:RANGe 200 kHz (all groups)
:TINTerval (1 to 65280) / (ROSCillator frequency)
5 s minimum
3–20
Related Commands
Description
:RANGe (ROSCillator frequency) / (1 to 65280)
200 kHz Maximum
FREQ:SYNChronize
FREQ:SOURce
ROSCillator
The FREQ:TINTerval and FREQ:RANGe commands define the sampling
period/frequency of a channel group(s).
The FREQ:TINT and FREQ:RANGe commands set the sampling time interval/
sampling frequency of the group(s) specified. The VX4244 Module uses a
two-stage clock scheme. The first stage is the reference (master) clock. This
clock (ROSCillator) is fed to each of the four channel groups, which use dividers
to generate the actual sampling clock of that group. These dividers can generate a
sampling frequency of 1 to 1/65280th of the reference clock.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
The maximum group frequency is the lesser of the programmed value, the
ROSCillator frequency / 2, or 200 kHz. If the specified frequency is greater than
the (ROSCillator frequency / 2), an out of range error message will be generated.
Programmed values are rounded to the nearest divisible integer value.
The query responses to the FREQ:TINT and FREQ:RANGe commands return
the actual (rounded) time interval/frequency values programmed. The
FREQ:TINT and FREQ:RANGe commands are reciprocals of each other (time =
1 / frequency).
If FREQ:SOURce:INTernal is specified, the dividers described above are used.
EXTernal feeds the external clock directly to the analog/digital converters. That
is, no division is performed on the external clock.
If [<group list>] is not specified, it defaults to 1. If <frequency> is not specified,
it defaults to the lesser of the (ROSCillator frequency) / 2, or 200 kHz.
NOTE. Be careful when using these commands. They are executed immediately
after processing. Unlike programming the ROSCillator, these commands are
allowed while a channel group is actively sampling. This is to allow dynamic
modification of the sampling interval(s). The normal mode of operation is to
program these parameters prior to arming the channel groups.
Examples
NOTE. Modifying the ROSCillator source or frequency automatically modifies
the group frequencies to the lesser of the (ROSCillator frequency) / 2, or
200 kHz. Therefore the ROSCillator should be programmed (if required) prior to
the group frequencies.
Command Response
SENSE:FREQUENCY
:RANGE 200E3 (@1:4)
freq:tint 10e–6 (@2) N/A; set group 2 to a 10 second sampling period (100 kHz
freq:tint? (@2) +1.0000000E–05<LF>
freq:rang? (@1,2) +2.0000000E+05,+1.0000000E+05<LF>
N/A; set the sampling frequency of all channel groups to
200 kHz (5 s sampling period).
sampling frequency).
VX4244 16-Channel Digitizer Module User Manual
3–21
Command Descriptions
FREQuency:SOURce
FREQuency:SLOPe
FREQuency:TIMEtag
Command Syntax
Query Syntax
Query Response(s)
*RST Value
'!)
$! * $! $"'# %&
&( * &(
& * &"$
'!)
$"'# %&
&
:SOURce INT | EXT
:SLOPe POS | NEG
:TIMEtag CLK10 | ROSC
:SOURce Internal
:SLOPe Positive
3–22
Limits
Related commands
Description
:TIMEtag Clk10
N/A
ROSCillator
FREQ:RANGe
FETCh:TIMEtag
FREQ:SYNChronize
The FREQ:SOURce command sets the source of the clock for the FREQ:TINT/
FREQ:RANGe commands. INTernal uses the internal clocks to generate the
sampling frequencies for the group(s) specified. EXTernal uses the external clock
input as the sampling clock.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
The FREQ:SLOPe command sets the active edge of the external clock input to
either positive true or negative true. Data is sampled on the falling edge of the
clock.
The FREQ:TIMEtag command sets the source of the time-tag clock to either the
VXI 10 MHz ECL clock or the ROSCillator clock.
If [<group list>] is not specified, it defaults to 1.
NOTE. Be careful when using these commands. They are executed immediately
upon processing. Unlike programming the ROSCillator, these commands are
allowed while a channel group is actively sampling. This is to allow dynamic
modification of the parameters. The normal mode of operation is to program
these parameters prior to arming the channel groups.
Examples
Command Response
freq:source ext N/A; set group 1 to external clock input.
freq:sour? (all) EXT,INT,INT ,INT<LF>
freq:sour? (@2,1) INT ,EXT<LF>
freq:slope negative N/A; set external clock slope to negative edge.
freq:slop? NEG<LF>
freq:time? CLK10<LF>
freq:timetag rosc N/A; set the time-tag clock source to the reference oscillator.
freq:time? ROSC<LF>
VX4244 16-Channel Digitizer Module User Manual
3–23
Command Descriptions
FREQuency:SYNChronize
Command Syntax
Query Syntax
Query Response(s)
*RST Value
($*
!&%$"+
# "'") , '")
"'
& ,
($*
!&%$"+
#
&
:LEVEl POS | NEG
:TTLTrg 1 to 7 | 8 (off)
:LEVEl Negative
:TTLTrg 8 (off)
Limits
Related Commands
Description
:TTLTrg 1 through 8
ROSCillator
FREQuency: RANGE
FETCh:TIMEtag
This command synchronizes the clocks for the channel groups, and/or synchronizes the clocks of multiple modules. Three means are provided for synchronization: via command (FREQ:SYNC:IMM); via the external sync input; or via one
of the VXI TTL triggers (FREQ:SYNC:TTLTrg <1..7>). Synchronization will
occur when any of these three signals is active (logical OR). The synchronization
pulse also resets all time-tag counters to zero.
The active LEVEL of the external sync input can be programmed to be either a
TTL level 1 (POSitive) or 0 (NEGative). For the VXI TTL triggers, note that
TTL trigger 0 can NOT be used. Specifying SYNC:TTLTrg 8 inhibits the TTL
trigger syncs.
3–24
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
NOTE. Be careful when using synchronization. The intention is to program the
group frequencies first, initiate a synchronization, and then arm the groups/modules. If any group is actively sampling, a sync signal will cause its clock to be
reset, possibly causing an ambiguous sample to be taken. The SYNC commands
are executed immediately upon processing.
NOTE. Because the external sync input is a level, it can be used as a master clock
gating signal to the module. That is, when the signal is active, all sampling
clocks on the module are inhibited.
Examples
Command Response
SENSE:FREQ
:SYNCHRONIZE:LEVEL
POSITIVE
FREQ:SYNC:LEVE? POS<LF>
FREQ:SYNC:IMM N/A; pulse the sync line.
FREQ:SYNC:TTLTrg? 8<LF>
freq:sync:ttlt 7 N/A; enable TTLTRG 7 as sync input.
freq:sync:ttltrg? 7<LF>
N/A; set the external sync input to high true.
VX4244 16-Channel Digitizer Module User Manual
3–25
Command Descriptions
INITiate
Command Syntax
Query Syntax
Query Response(s)
*RST value
Limits
Related Commands
INITiate
[:IMMediate] [<group list>]
:DELAy [<delay time>] [<group list>]
:CONTinuous [<group list>]
N/A
N/A
N/A
<delay time> 0 to 1e9 seconds in 16 ms increments
ABORt
ARM
FDC
FORMat
FREQuency
OUTPut
ROSCillator
ROUTe
SWEep
TRIGger
VOLTage
3–26
Description
The INITiate command arms the specified channel groups. If [<group list>] is
not specified, it defaults to 1. All INITiate commands perform the sequence
described below, with the following differences.
The INIT:IMMediate command performs the sequence described below with no
changes. The amount of data acquired after the trigger is specified by the SWEep
command.
The INIT:DELAy command is the same as the INIT:IMM command, but will not
arm the triggers until the specified delay period has expired. If, for example, the
module was programmed to collect 100 samples (SWEep:POINts 100) after the
trigger, and the trigger was active when INITiated, then only 100 samples would
be collected. If one channel in the group was active, then the rest of the data
would be old data from a previous acquisition (262044 samples). Assuming a
sampling period of 5 s (262044 * 5e–6 = 1.31022 seconds), then issuing the
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
command “INIT:DELAy 1.31022” would acquire 1.31022 seconds worth of data
prior to arming the trigger.
The delay can be programmed in increments of 16 ms, with a resolution of
16 ms. For example, specifying a delay of 32 ms will collect between 32 to
48 ms of data prior to arming the trigger. All delays are rounded up to their
nearest 16 ms interval. If <delay value> is not specified, or is specified as 0, no
delay will be executed.
The INIT:CONTinuous command puts the specified channel group(s) into
free-running mode. Data acquisition continues indefinitely, until stopped by a
*RST, ABORt, or FETCh command on the group(s) specified. When stopped,
the trigger address (address 0) is set to the location where data acquisition
stopped. Using the CONTinuous mode in conjunction with the Fast Data
Channel (FDC) commands allows simultaneous acquisition and data off-loading
to allow long-term data acquisition.
The INITiate sequence is:
1. The module verifies the overrun bit is not being modified if any group is
actively armed (FORMat:OVERrun).
2. The module verifies there are channels ROUTed for the group(s) being
initiated.
3. The module verifies the programmed SWEep:POINts size(s) and FDC
<size(s)> (if applicable) are less than or equal to the amount of memory
available per channel.
4. If a threshold trigger has been programmed, the module verifies the
threshold channel specified has been ROUTed, and the level is within the
programmed VOLTage range of the channel.
Assuming no errors are found, the following sequence is then performed:
1. The input voltage ranges (VOLT:RANGe) for the ROUTed channels within
the group(s) are set. The input relays are closed for the ROUTed channels
and opened for the inactive channels in the group(s). After setting/clearing
all relays, an approximately 16 mS delay is enabled to allow the relays to
settle.
2. If ARM:ZERO has been enabled for the group(s) being INITiated, the
memory is zeroed.
3. The internal registers are loaded (SWEep:POINts, TRIGger options, ARM
options).
4. The applicable channels are ROUTed.
5. The external trigger input slope, external arm slope, and overrun bit setups
are programmed (TRIGger:SLOPe, ARM:SOURce, FORMat:OVERrun).
VX4244 16-Channel Digitizer Module User Manual
3–27
Command Descriptions
6. The Measurement Complete Status bits in the *ESR register are cleared for
the group(s) being initiated.
7. Data acquisition is enabled. If applicable, the external arm input is enabled.
8. If a INITiate:DELAy has been programmed, the delay time is executed.
9. The triggers are armed.
10. A software trigger is executed.
Examples
Command Response
INITIA TE:IMMEDIATE (all) N/A, initiate all channel groups.
INIT(@1:4) N/A, initiate all channel groups.
INIT:DELAY 16e–3 (@2,4) N/A, initiate groups 2 and 4 with a 16 ms data acquisition to
trigger arm delay.
INIT:CONT (@4) N/A, initiate group 4 in the continuous acquisition mode.
3–28
VX4244 16-Channel Digitizer Module User Manual
OUTPut
Command Descriptions
Command Syntax
Query Syntax
Query Responses
OUTPut
:GROUp [<1..4>]
:TRIGger
:SLOPe POSitive | NEGative
:TTLTrg <0..7> | 8 (off)
:LOGIc AND | OR
:MASK <hex16 value>
:LOAD
OUTPut
:GROUp?
:TRIGger
:SLOPe?
:TTLTrg?
:LOGIc?
:MASK?
:GROUp 1 through 4 (group number)
:SLOPe POS | NEG
*RST Value
Limits
Related Commands
:TTLTrg 0 through 7 | 8 (off)
:LOGIc AND | OR
:MASK <hex16 value>
:GROUp 1
:SLOPe POSitive
:TTLTrg OFF
:LOGIc OR
:MASK 0
:GROUp 1 to 4
TRIGger
VX4244 16-Channel Digitizer Module User Manual
3–29
Command Descriptions
Description
The OUTPut command controls various output functions of the module.
The OUTPut:GROUp command controls which group’s TRIGGER and sample
CLOCK outputs are routed to the front panel interface. It is executed immediately upon processing of the command. The trigger and clock outputs are
positive EDGE true.
The OUTPut:TRIGger commands control the master trigger output of the
module. The master trigger can be programmed to be the logical AND or OR of
any of the four group triggers by using the OUTPut:TRIGger:LOGIc and
OUTPut:TRIGger:MASK commands. The MASK value is an ASCII hex
encoded value (0 to F), with the bit positions as defined below (only the four
LSBs are significant; any additional bits are ignored):
Bit Trigger Group
0 1
1 2
2 3
3 4
For example, “OUTP:TRIG:MASK 000A” (0000 0000 0000 1010 hex) defines
trigger groups two and four. The master trigger can also be programmed to strobe
any one of the eight VXI TTL trigger lines. If enabled (OUTP:TRIG:TTLT x),
the VXI trigger line will be strobed with an approximately 21 s low pulse when
the master trigger becomes active. Specifying a TTLTrg value of 8 disables
strobing of the VXI TTL triggers. Like the group triggers (TRIGger command),
as each trigger condition occurs, it is latched by the module. When all conditions
have been satisfied, the master trigger is activated.
3–30
However, unlike the group triggers, the master trigger conditions are cleared and
re-enabled after a master trigger is output. This allows multiple strobes to be
generated on the TTL trigger line. For example, if the logical OR of all four
channel groups were programmed, as each channel group triggers, it would cause
a strobe on the TTL trigger line.
The SLOPe option defines the active edge of the front panel interface master
trigger output. It is executed immediately on receipt of the command. Like the
VXI master output trigger, the front panel master trigger out is an approximately
21 s pulse. For a positive slope, the output is nominally low, and pulses high.
For a negative slope, the output is nominally high and pulses low.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
NOTE. Normally the output trigger slope should be programmed prior to loading
the master trigger. This is to prevent inadvertent triggering caused by changing
the nominal output level of the signal.
NOTE. The OUTPut:TRIGger:LOAD command loads the defined logic, mask,
and TTLTRG conditions. It MUST be issued when defining or re-defining any of
these three conditions to enable them.
Examples
Command Response
OUTPUT:GROUP 2 N/A; set multiplexed output to group 2.
outp:grou? 2<LF>
output:trigger:slope negative N/A; set master trigger output to negative edge true.
outp:trig:slo? NEG<LF>
outp:trig:ttlt? 8<LF>
outp:trig:ttlt 5 N/A; enable VXI TTL trigger 5 to be strobed.
outp:trig:ttlt? 5<LF>
output:trig:mask 8 N/A; strobe master trigger when group 4’s trigger goes active.
outp:trig:mask? 0008<LF>
output:trig:load N/A; load the master trigger conditions.
VX4244 16-Channel Digitizer Module User Manual
3–31
Command Descriptions
ROSCillator
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
[SENSe:]
ROSCillator
:SOURce INTernal | CLK10
:FREQuency <frequency>
[SENSe:]
ROSCillator
:SOURce?
:FREQuency?
:SOURce INT | CLK10
:FREQuency +x.xxxxxxxE+xx (frequency value)
:SOURce Internal
:FREQuency 2.0 MHz
Maximum
Source Frequency
Internal 4.0E6 2.0E6 30.6372 Hz
Frequency Out
Minimum
Frequency Out
3–32
Related Commands
Description
Clk10 10.0E6 5.0E6 76.5931 Hz
FREQ:SYNChronize
FREQ:TINTinterval
FETCh:TIMEtag
The VX4244 Module uses a two-stage clock scheme. The first stage is the
reference (master) clock. The master clock output is the source clock frequency
divided by 2 to 130560 (in increments of 2). This clock is fed to each of the four
channel groups, which employ an additional divider to generate the actual
sampling clock for that group (FREQ:TINTerval / FREQ:RANGe commands).
For each channel group, the master clock can be divided from 1 to 65280.
The source of the master clock can be programmed to be either the internal
(on-board) clock source (ROSC:SOURce INTernal), or the VXI 10 MHz ECL
clock input (ROSC:SOURce CLK10). Depending on the clock’s source, the
frequency of the master clock can be programmed to be between 30.6372 Hz to
5 MHz. Programmed frequencies are rounded up to the nearest divisible integer
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
value. Changing the source automatically resets the frequency to the maximum
value.
The query response to the ROSC:FREQ? command returns the actual frequency
value programmed. The master clock is loaded immediately upon processing the
command, except as noted below, or on the activation of a SYNC signal.
If <frequency> is not specified, an error is generated.
NOTE. Issuing a ROSCillator command automatically resets the group frequencies. If the reference oscillator is greater than 400 kHz, the group frequencies are
set to 200 kHz. Otherwise, the group frequencies are set to (ROSCillator
frequency) / 2.
NOTE. If ANY channel group is active, the reference clock cannot be re-programmed because ambiguous results can occur. An error will be generated if this
is attempted.
Examples
NOTE. The reference oscillator generally does not need to be programmed for
most applications. The exception is when group sampling frequencies below
(reference oscillator frequency / 130560) are required.
Command Response
SENSE:ROSCILLATOR
:FREQUENCY 500E3
rosc:freq 200 N/A; set the reference clock to 200 Hz.
rosc:source? INT<LF>
rosc:sour clk10 N/A; set the reference clock source to VXI CLK10.
rosc:sour? CLK10<LF>
rosc:freq? +2.0000000E+06<LF>
N/A; set the reference clock to 500 kHz.
VX4244 16-Channel Digitizer Module User Manual
3–33
Command Descriptions
ROUTe
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
Related Commands
ROUTe
:OPEN [<channel list>]
:CLOSe [<channel list>]
ROUTe
:OPEN? [<channel list>]
:CLOSe? [<channel list>]
:STATe?
:OPEN listing of channel states (1 = open, 0 = closed)
:CLOSe listing of channel states (1 = closed, 0 = open)
:STATe listing of all the closed channel numbers
Channel 1 routed only.
N/A
VXI:FDC
SWEep:POINts
FETCh
3–34
Description
The ROUTe command defines the active channels within a channel group. Each
channel group can have one, two, or four channels active within its group. For
one channel, any of the four input channels can be selected as the active channel.
For two channels, any two of the input channels can be selected as the active
channels.
Sweep memory and FDC size (if applicable) are automatically reallocated to the
maximum available PER channel, whenever the ROUTe command is issued
(SWEep:POINts, VXI:FDC:... <size>). If a single channel is enabled, 262144
samples of memory are available to the channel. For two channels, 131072
samples of memory are available for each channel. For four channels, 65536
samples of memory are available per channel. The FDC address(es) are also set
to 0 (the trigger address).
The ROUTe:CLOSe command enables the specified channels. The
ROUTe:OPEN command disables the specified channel. Once a channel is
enabled, it remains enabled unless specifically closed, or upon reset of the
module.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
The ROUTe command keeps track of two states of the module. The first state is
the currently active state, and is indicated by the ROUTe:STATe response. The
second state is the next state to be configured when the module is INITiated. The
active channels for the next state are indicated by the OPEN and CLOSe
responses.
If [<channel list>] is not specified, it defaults to channel 1.
NOTE. Because the ROUTe command automatically reallocates memory, it
should be issued prior to the SWEep:POINts and/or FDC...<size> commands.
The record length and FDC size are set to the available memory/channel.
Examples
Command Response
ROUTE:CLOSE(@1:4,16) N/A; close channels 1 through 4, and 16.
route:state? 01,02,03,04,16<LF>
rout:close?(@1:16) 1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,1<LF>
rout:open? (all) 0,0,0,0,1,1,1,1,1,1,1,1,1,1,1,0<LF>
rout:close?(@16:13) 1,0,0,0<LF>
VX4244 16-Channel Digitizer Module User Manual
3–35
Command Descriptions
SWEep:POINts
Command Syntax
Query Syntax
Query Response(s)
*RST Value
Limits
[SENSe:]
SWEep
:POINts <record length> [<group list>]
[SENSe:]
SWEep
:POINts? [<group list>]
xxxxxxx (number of points)
<record length> 262144
<record length> 12 to the maximum amount of memory
available per channel
Active Channels Group Memory Available
4 65536
2 131072
1 262144
3–36
Related Commands
Description
ROUT e
INITiate
The SWEep:POINts command defines the number of samples to collect after the
trigger event occurs. Varying this count allows the data collected to be pre-, postor center-triggered. For example, with four channels active, specifying a record
length of 32768 causes 32768 samples to be collected before the trigger, and
32768 samples collected after the trigger, thus ‘centering’ the trigger event in
memory. Similarly, a length of 100 causes (65536 – 100) samples to be collected
prior to the trigger, and 100 samples collected after the trigger.
NOTE. If the trigger is active immediately upon arming the card, no pre-trigger
data would be collected. To ensure pre-trigger data, the DELAY option of the
initiate command can be used to control the number of samples acquired prior to
arming the trigger.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
The amount of memory available to an individual channel is based on the
number of channels active within that channel’s group. This is controlled by the
ROUTe command. Issuing the ROUTe command automatically reallocates the
maximum amount of memory available to each channel, and sets the record
length to this value. Therefore, the ROUTe command should be issued prior to
defining the record length.
If all four channels in a group are active, the record length can be set to a
resolution of 1. If two channels are active, the record length can be set to a
resolution of 2 (rounded up if odd). For example, setting a length of either 13 or
14 causes 14 samples to be collected on each channel. For a single channel, the
resolution is 4 (rounded up). Similarly, setting a record length of 13, 14, 15, or
16 causes 16 samples to be collected.
If a record length is not specified, it defaults to the amount of memory available/
channel. If <group list> is not specified, it defaults to group 1.
Examples
Command Response
SENSE:SWEEP:POINTS
1234 (@2)
swe:poin 1000 (@1:4) N/A; set all groups to collect 1000 samples after the trigger.
sweep:points? 0001000<LF>
sweep:points? (all) 0001000,0001000,0001000,0001000<LF>
N/A; define 1234 samples to be collected after the trigger for
group 2.
VX4244 16-Channel Digitizer Module User Manual
3–37
Command Descriptions
TRIGger
Command Syntax
Query Syntax
TRIGger
:LOGIc AND | OR [<group list>]
:SOURce EXTernal | IMMediate | VXICmd | TTLTrg <0..7> |
THREshold [<group list>] | GRP<1..4>
:MASK <hex16 mask value> [<group list>]
:SLOPe POSitive | NEGative
:THREshold:PSLope <level> [<channel list>]
:NSLope <level> [<channel list>]
:GTLevel <level> [<channel list>]
:LTLevel <level> [<channel list>]
:GTAny <level> [<group list>]
:LTAny <level> [<group list>]
TRIGger:LOGIc? [<group list>]
:SLOPe?
:SOURce? [<group list>]
:MASK? [<group list>]
:THREshold?
:OFFSet? [<group list>]
Query Response(s)
*RST Value
:LOGIc AND | OR
:SLOPe POS | NEG
:MASK <hex16 value>
:THREshold PSL@<channel> +x.xxxE+xx
NSL@<channel> +x.xxxE+xx
GTL@<channel> +x.xxxE+xx
LTL@<channel> +x.xxxE+xx
:SOURce a listing of all trigger conditions separated by a ‘&’ or ‘|’
(AND/OR) symbol.
:OFFSet? [<integer>]
:LOGIc OR
:SOURce IMMediate
:SLOPe NEGative
:MASK 0200 (hex)
3–38
VX4244 16-Channel Digitizer Module User Manual
:THREshold PSLope +0.00
:OFFSet 0.
Command Descriptions
Limits
Related Commands
Description
:THREshold ± the voltage range of the specified channel
ROUTe
INITiate
VOLTage
OUTPut:TRIGger
The TRIGger commands set triggering parameters. There are 12 different trigger
sources for each channel group. They are the eight VXI TTL triggers, an external
trigger input, internal (software) command trigger, the VXI command trigger,
and a threshold trigger. The software command trigger and VXI command
trigger are mutually exclusive. That is, specifying one automatically inhibits the
other. If both are specified, the VXI command trigger will be used.
The TRIGger:LOGIC command defines whether the specified triggers are to be
logically ANDed or ORed to trigger the specified group.
Use the TRIGger:SOURce command to specify a single trigger condition. Use
the TRIGger:MASK command to specify multiple trigger conditions. The
MASK value is an ASCII hex encoded value, with the bit positions as defined
below:
Bit Trigger
0 (LSB) – 7 VXI TTL triggers 0 through 7
8 External trigger
9 Software trigger
10 Threshold trigger
11 VXI command trigger
12–15 Unused (returned as 0’s)
As an example, if MASK = 0321 (hex) = 0000 0011 0010 0001, the active
triggers would be the VXI TTL trigger 0, VXI TTL trigger 5, external trigger,
and the software trigger.
The INITiate command arms the triggers. After initiation, each trigger condition
is latched as it occurs. When all specified conditions have occurred, the group is
triggered. The exception is the threshold triggers, which are not latched. That is,
for a logical AND, all other defined trigger conditions must occur before the
threshold condition will be recognized.
VX4244 16-Channel Digitizer Module User Manual
3–39
Command Descriptions
The TRIGger:SLOPe command defines the active edge of the external trigger
input.
NOTE. The external trigger input is global to all channel groups. If a channel
group has been previously initiated with a negative slope external trigger (and
has not yet triggered), then initiating a new channel group with a positive
trigger slope will cause the first group’s external trigger to become active.
If a threshold trigger is specified with either the SOURce or MASK option, the
type of threshold triggering must be defined with the TRIGger:THREshold
options. For four-quadrant triggering, use the positive slope (PSLope) and
negative slope (NSLope) options. For first quadrant triggering, a positive slope
with a positive threshold causes the trigger to be active when the signal
transitions positively through the level defined. Second quadrant triggering uses
a negative slope with a positive threshold. This causes the trigger to be active
when the signal transitions negatively through the threshold level. Similarly for
the third and fourth quadrant triggers (using negative threshold levels).
Note that the signal must transition through the programmed level with the
specified slope. That is, if a positive slope of 1V were programmed, and the
input signal was 2V, the module would not trigger until the level dropped below
one volt and then transitioned back above one volt.
If the greater than level (GTLevel) and less than level (LTLevel) options are
programmed, the module will trigger when the input exceeds the specified level
(GTLevel), or is less than the specified level (LTLevel).
Any one channel of a group can be used as the threshold channel. If multiple
channels are defined within a group, the last defined channel in the <channel
list> will be used. Note also that the channel must be enabled with the ROUTe
command, and the threshold level must be within the range of the input voltage.
If either of these are not true, an error will be generated when the INITiate
command is executed. The TRIGger:THREshold response always returns the
values for all four channel groups, regardless of whether they are enabled or
active.
The actual threshold value programmed is returned in the query response of the
TRIG:THR? command. The resolution is determined based on the currently
programmed voltage range of the channels, and is the input range divided
by 128. (For example, 20V/128 = 156.25 mV for the ±20 V input range.) If the
threshold value is greater than the input voltage range, a range of ± 20 volts is
assumed. The following formula is used to calculate the actual threshold value:
3–40
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
VR
PV
actual value round down
where PV = programmed threshold value; VR = input voltage range.
For example, specifying a threshold of 6.5 volts on a ±20 volt input range, will
program the threshold level as
ROUND DOWN {[( 6.5 / (20/32768) ] / 256} * (20 / 128.0)
= {ROUND DOWN [ 41.6] } * 0.15625
= 41 * 0.15625 = 6.40625 Volts
For a –6.5 volt threshold:
ROUND DOWN {[( –6.5 / (20/32768) ] / 256} * (20 / 128.0)
= ROUND DOWN [ –41.6] * 0.15625
= –42 * 0.15625 = –6.5625
256
32768
VR
128
If <group list> or <channel list> is not specified, it defaults to 1.
About the TRIGger: SOURce:GRPx Commands. The Trigger:SOURce GRPx
commands allow any channel to trigger any or all of the other channel groups.
For example, if a positive slope, threshold trigger is programmed for channel
two of group one, according to the following command:
"TRIG:SOURCE THRESHOLD (@1);TRIG:THRESHOLD:PSLOPE 0 (@2)"
and all other groups are programmed to trigger on group one, according to this
command:
"TRIG:SOURCE GRP1 (@2:4)
Then all groups will trigger simultaneously after INITiation when channel two
transitions positively through zero.
When the source channel is programmed for a threshold (or slope) trigger, the
clocks controlling each group should be the same frequency, and all groups
INITiated simultaneously for proper operation for the following query:
"TRIGger:OFFSet?"
For the above example, the INITiate command would be INIT (@1:4)
About the TRIGger:THREshold: Commands. The TRIGger:THREshold:GTAny
and the TRIGger:THREshold:LTAny commands define the group’s trigger
condition to occur if any of the active channels in the group go outside the
threshold level.
VX4244 16-Channel Digitizer Module User Manual
3–41
Command Descriptions
For example, if all four channels in group one were active, the commands
TRIG:SOUR THRESHOLD (@1) and TRIG:THRESHOLD:GTANY 0.75 (@1)
would cause group one to trigger if any of the four channels goes greater than
0.75 V.
Similarly, the command TRIG:THRESHOLD:LTA 0.75 would cause the group
to trigger if any of the four channels drops less than 0.75 V.
About the TRIGger:OFFset? Query . The TRIGger:OFFSet? query returns the
actual trigger location relative to address 0. The memory architecture of the
VX4244 is such that data is written into memory after every 4 A/D conversions.
If four channels are active within a group, the four inputs are converted
simultaneously. Therefore, after each convert pulse, the four samples are written
into memory.
For a single active channel in a group, each convert pulse take two samples, one
per channel. The second convert pulse takes another two samples. The four
samples are then written into memory.
For two active channels in a group, each convert pulse takes one sample. After
the fourth conversion, the data is written into memory.
Because of this architecture, the trigger event can only be detected as having
occurred sometime prior to the writing of the data into memory. For four active
channels in a group, each convert pulse generates a write cycle. Therefore, the
trigger event, relative to the A/D conversions is known within one convert clock
cycle (with an External Trigger Uncertainty 1 Sample clock).
For 2 active channels, two samples are taken per channel before the data is
written into memory, so the trigger event could have occurred prior to either of
the two conversions. This causes a trigger ambiguity of 0 or 1, meaning the
actual trigger even could have occurred prior to the first conversion (address 0)
or prior to the second conversion (address 1). For a single active channel, the
trigger event could have occurred prior to any one of the four conversions, so the
ambiguity could be anywhere from address 0 to address 3.
For all trigger conditions (except threshold triggering), additional detection and
compensation is done to account for A/D pipelining, internal circuit delays, and
to ensure that trigger data is not overwritten. This typically causes an additional
trigger offset of two locations. For four active channels, the typical TRIG:OFFS?
response is 2. For two active channels, the typical response is 2 or 3. For single
active channel, the typical response range is from 2 to 5.
Threshold detection is done digitally as the data is written into memory. Because
this inherently takes care of pipelining and circuit delays, the TRIG:OFFS?
response is 0 for four active channels, 0 or 1 for two active channels, and 0
through 3 for a single active channel.
3–42
For common trigger sources and synchronized clocks, the four channel groups
typically report the identical trigger offset.
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
Examples
Command Response
TRIGGER:LOGIC AND
(@1,3)
trig:logic? (all) AND,OR,AND,OR<LF>
trig:slope? NEG<LF>
trig:sour ext(@1) N/A; define group 1 as external trigger.
trig:sour?(@1:4) EXT ,IMM,IMM,IMM<LF>
trig:mask?(all) 0100,0200,0200,0200<LF>
trig:mask 0101 N/A; define group 1 as VXI ttl trigger 0 and external trigger.
trig:sour? TTL0&EXT<LF>
trig:thre? PSL@01 +0.000,PSL@05 +0.000,PSL@09 +0.000, PSL@13
trigger:threshold:nslope
–2.2 (@2)
trig:thresh? NSL@2 –2.200E+00,PSL@05 +0.000E+00,PSL@09
trigger:offset? 1<LF>
trig:offs?(@1:4) 0,1,0,3<LF>
TRIG:THRE:LTA 0.75 (@1) N/A;trigger when any active channel in group 1 goes less than
N/A; define groups 1 and 3 as logical ANDs.
+0.000<LF>
N/A; set channel 2 to third quadrant trigger at a level of
–2.2 volts.
+0.000E+00, PSL@13 +0.000E+00<LF>
0.75 volts.
VX4244 16-Channel Digitizer Module User Manual
3–43
Command Descriptions
VERSion?
Command Syntax
Query Syntax
*RST Value
Limits
Query Response(s)
Related Commands
Description
Examples
N/A
N/A
N/A
SCPI version level.
N/A
The version command returns the SCPI version level.
Command Response
system:version? 1994.0<LF>
SYST:VERS? 1994.0<LF>
vers? 1994.0<LF>
3–44
VX4244 16-Channel Digitizer Module User Manual
VOLTage
Command Descriptions
Command Syntax
Query Syntax
Query Response(s)
*RST Value
[SENSe:]
VOLTage
[:DC]
:RANGe
[:UPPer] <voltage> [<channel list>]
:LOWer <voltage> [<channel list>]
:PTPeak <voltage> [<channel list>]
[SENSe]
:VOLTage
[:DC]
:RANGe
[:UPPer]? [<channel list>]
:LOWer? [<channel list>]
:PTPeak? [<channel list>]
+xx.xx
All channels ±20 Volts
Limits
Related Commands
Description
<voltage> ± 0.2, 0.5, 1.0, 2.0, 5.0, 10.0, 20.0
(+ = upper, – = lower)
<voltage> + 0.4, 1.0, 2.0, 4.0, 10.0, 20.0, 40.0 (peak to peak)
TRIGger:THREshold
The VOLTage command sets the input voltage ranges of the channels.
All three of the voltage commands are inter-related, and are included for
compatibility’s sake only. That is, setting an upper range of +2 volts is the same
as setting a lower range of –2 volts, or setting a peak-to-peak range of 4 volts. If
a voltage value is specified other than one listed in ‘Limits’ above, the value is
rounded to the next higher range. For example, specifying 6 volts sets the range
up to 10 volts. An absolute value of <voltage> less than 0.2 or greater than 20
will cause an error to be generated for the UPPER and LOWER commands. For
the PTP command, the range is 0.4 to 40.0.
If [<channel list>] is not specified, it defaults to 1.
VX4244 16-Channel Digitizer Module User Manual
3–45
Command Descriptions
Examples
Command Response
SENSE:VOLTAGE:DC:
RANGE:UPPER 5 (@1:16)
volt:range?(@1) +5.00<LF>
volt:range:lower? –5.00<LF>
volt:range:ptp? +10.00<LF>
volt:range:lower –10 (@1,2)
volt:rang:lower? (@1:2) –10.00,–10.00<LF>
N/A; set all 16 channels to ±5 volts.
N/A; set channels 1 and 2 to ±10 volts.
3–46
VX4244 16-Channel Digitizer Module User Manual
VXI:FDC
Command Descriptions
Command Syntax
Query Syntax
Query Response(s)
$)
!) (!,'(( + "!()
#)! (!,'(( + "!()
'%*& "!()
(' - ('!"
$)
'%*& "!()
('
'%*& "!()
:MODe IMM,xxxxxxx,yyyyyyy (x’s = size, y’s = address)
| AUT,xxxxxxx,yyyyyyy
| OFF,xxxxxxx,yyyyyyy
:TRANsfer FDC | WORD
*RST value
Limits
Related Commands
Description
VX4244 16-Channel Digitizer Module User Manual
All FDC channels OFF (disabled)
<size> 262144
<address> ± <size>
INITiate
ROUTe
SWEep:POINts
FORMat:OVERrun
The Fast Data Channel commands (FDC) are used for high-speed data transfer
over the VXI bus. There are four hardware supported FDC channels for each of
the four channel groups. FDC channel 0 corresponds to group 1, FDC channel 1
to group 2, FDC channel 2 to group 3, and FDC channel 3 to group 4. FDC
channel 4 is a software supported FDC channel which can be used to transfer
responses from the card via FDC (as opposed to Word Serial). FDC channel 5 is
3–47
Command Descriptions
a software supported FDC channel which can be used to send commands to the
module, and is interchangeable with word serial inputs.
The <size> field specifies the size of the FDC transfer request, in samples. Since
each sample is two bytes wide (16 bits), the size in bytes of the FDC transfer
requested is the <size> field * 2. The sample count per channel is the <size>
field divided by the number of active channels in the group. For example, for
two active channels in a group, specifying an FDC transfer <size> of 2048
samples (4096 bytes) generates a transfer of 1024 samples per channel.
The <address> field specifies the A/D memory starting address to transfer the
data from (address 0 = trigger address). The <address> field has a resolution of 4
if a single channel in a group is active, a resolution of 2 for two active channels/
group, and a resolution of 1 for four active channels/group. Addresses are
rounded down to the nearest resolved value. For example, for two channels
active in group 3, specifying VXI:FDC:MODE IMM 100,7 (@3) will generate a
request of <size> 100 (50 samples/channel), with the data beginning at address 6
(rounded down to the nearest by-2 value).
The VXI:FDC:MODE IMMediate command generates an FDC transfer request
of the <size> specified, beginning at the A/D memory <address> specified, for
the group(s) specified. If VXI:FDC:MODE AUTO is active, then the
VXI:FDC:MODE IMMediate command is inhibited, and will generate an error if
received. For the IMMediate mode only, the query response to the
VXI:FDC:MODE command will return an IMMediate while the transfer is
pending or not complete. Otherwise, it returns an OFF response.
The VXI:FDC:MODE AUTOmatic command is the same as the IMMediate
command, except it generates an FDC request when Measurement Complete
goes active (after INITiate). For example, the following table shows a command
sequence to collect one full buffer’s worth of data, and generate an FDC transfer
request of <size> 262144 (524288 bytes), beginning 100 locations before the
trigger, and ending 262044 locations after the trigger:
Command Sequence Comments
ROUTe:CLOSe (@1)
SWEEp:POINts 262044
VXI:FDC:MODE AUTO
Enable channel 1 only .
Set number of samples to collect after triggering.
Set up the FDC transfer.
262144,-100 (@1)
INITiate (@1)
Trigger the card.
When simultaneously collecting and transferring data continuously
(INIT:CONT), the VXI:FDC:MODE AUTO setup generates a request each time
the specified amount of data has been acquired after the group(s) has been
triggered. The data must be off-loaded from the card to free memory for
3–48
VX4244 16-Channel Digitizer Module User Manual
Command Descriptions
additional acquisitions. If it isn’t, data acquisition is inhibited until an FDC
buffer is freed. If the FORMat:OVERrun is enabled, the LSB will be set to 1 for
the four samples prior to the point where overrun began to occur, otherwise the
LSB is set to 0. The <address> in the continuous mode is automatically set to the
trigger address for the first FDC transfer request, and is automatically incremented to the next block location for subsequent requests.
The <size> values for the VXI:FDC:MODE AUTO command will round to the
closest, higher value of FDC size listed below:
2048 4096 8192 16384
32768 65536 131072 262144
The VXI:FDC:MODE OFF command turns off the FDC transfer modes
(IMMediate and AUTOmatic) for the group(s) specified.
The VXI:FDC:MODE? query returns the current FDC transfer state as either
OFF, IMMediate or AUTOmatic with the size and address values, for the
group(s) specified.
The VXI:FDC:TRANsfer command allows responses to be received either via
FDC (VXI:FDC:TRAN FDC), or via VXI word serial (VXI:FDC:TRAN
WORDserial). Data is re-directed immediately to the output source. For
example,
causes the error response to be sent to FDC channel 4.
The VXI:FDC:QUEUe? query returns the current number of FDC buffers queued
up for the group(s) specified.
If <size> is not specified, it defaults to 16384. If <address> is not specified, it
defaults to 0 (trigger address). If <hwFDC list> is not specified, it defaults to 1.
NOTE. The ROUTe command automatically reallocates the <size> of an FDC
buffer to the maximum available, and loads the <address> to 0. It therefore
should be issued PRIOR to defining the VXI:FDC:MODE groups.
VX4244 16-Channel Digitizer Module User Manual
3–49
Command Descriptions
Examples
Command Response
VXI:FDC:MODE IMMEDIATE
1000,0 (@1)
vxi:fdc:mode auto 16384
(@1:4)
VXI:FDC:MODE OFF (@1) N/A, disable FDC for group 1 (FDC channel 0).
vxi:fdc:mode?(@2) AUT,0016384,0000000<LF>
VXI:FDC:TRANsfer FDC N/A, enable all responses from the card to be transferred via
vxi:fdc:tran? FDC<LF>
VXI:FDC:QUEUe? (@1:4) 016,000,000,000<LF>
N/A, generates an FDC channel 0 request to transfer 1000
samples (2000 bytes), beginning at address 0.
N/A, enable all channel groups to request an FDC transfer of
16384 samples when the measurement is complete.
FDC channel 4.
3–50
VX4244 16-Channel Digitizer Module User Manual
IEEE 488.2 Common Commands
This section lists the IEEE 488.2 common commands and queries recognized by
the VX4244.
*CAL?
Calibration Query. For the calibration query, the state of the calibration routine is
returned, as defined in the responses below.
Query Response(s)
*CLS
*ESE <mask>
–1<LF> Calibration failed
0<LF> Calibration successful
1<LF> Calibration in progress
Clear Status. This commands clears the following:
Event Status Register (ESR)
Clears any pending Service Requests (SRQs)
Clears the error queue
Clears the Status Byte register (STB)
Clears the Serial Poll Response bits to the Request True interrupt (SRE)
Event Status Enable (ESE) command. This command defines the mask for
setting the Event Status Summary bit (bit 5) in the Status Byte register (*STB?).
The mask is logically AND’ed with the Event Status register (*ESR?) to
determine whether or not to set the Event Status Summary bit. The mask can be
any numeric value from 0 to 255, corresponding to the encoded bits of the ESR
register. A ‘1’ in a bit position enables reporting of the function. A ‘0’ disables
it. The *ESE register is cleared at power-on, or by writing an *ESE 0 command
only. If <mask> is not specified, it defaults to 0. Bits 1 and 6 are unused, and are
always interpreted as zero.
For example, the command *ESE 37 (hex 25, binary 00010101) enables setting
the Event Status Summary bit whenever an operation is complete, a query error
is detected, or an execution error is detected.
VX4244 16-Channel Digitizer Module User Manual
3–51
IEEE 488.2 Common Commands
*ESE?
*ESR?
Event Status Enable (ESE) query. This command returns the value of the Event
Status Enable register as a numeric value from 0 to 255. For example, a value of
32 (hex 40, binary 0010000) indicates that command error reporting is enabled.
Bits 1 and 6 are always returned as zeroes.
Event Status Register (ESR) query. This command returns the value of the Event
Status Register. The *ESR command is destructively read (that is, read and
cleared). The Event Status Summary bit in the Status Byte (*STB?) is also
cleared by a read of the ESR. The ESR is set to 128 on power-on (bit 7) set. It is
cleared by an *ESR? or *CLS command only. When converted to a binary
number, the bits of the ESR correspond to:
bit 0 (LSB) Operation Complete
1 Request Control
2 Query error
3 Device Dependent error
4 Execution error
5 Command error
6 User Request
7 (MSB) Power On
*IDN?
The Error bits are set whenever the module detects an error. The error values
from –100 to –199 are Command errors. Error values from –200 to –299 are
Execution errors. Error values from –300 to –399 are Device Dependent errors.
Error values from –400 to –499 are Query errors.
The Request Control and User Request bits are unused, and are always reported
as zeroes.
The Operation Complete bit is set in response to an *OPC command. A 1
indicates that the module has completed all pending commands and queries.
Identification query; This returns a 4-field response. Field 1 is the manufacturer,
field 2 the model, field 3 the serial number, and field 4 contains both the SCPI
and the firmware version levels. The response syntax is:
3–52
VX4244 16-Channel Digitizer Module User Manual
*OPC
*OPC?
*RST
IEEE 488.2 Common Commands
Operation Complete. This command causes the module to set the Operation
Complete bit in the Event Status register (ESR) when all pending commands and
queries are complete.
Operation Complete query. This command causes the module to place a “1” in
the output queue when all pending commands and queries are complete. All
commands following *OPC are suspended until the pending operations are
complete. The *OPC? command does not affect the OPC bit in the Event Status
register.
Reset. This command resets the module to its power-on state. The default
condition of the VX4244 Module after the completion of power-on self test or on
receipt of an *RST command is as follows:
External Arm Slope positive
Arm Source immediate
Arm Zeroing off
Overrun Enable off
Display Group 1
Group Sampling Frequencies 200 kHz
Group Clock Source internal
External Clock Slope positive
Timetag Clock Source 10 MHz VXI CLK10
Output Group (Trigger/Clock) 1
Output Trigger Slope positive
VXI Master Trigger Out off
Reference Oscillator Source internal
Reference Oscillator Frequency 2 MHz
Active (routed) Channels 1 only
Sweep Record Length 262144
External Synchronization Level negative
VXI TTLTRG Synchronization off
Group Triggering Logic OR
Group Trigger Source internal
External Trigger In Slope negative
Voltage Range ±20 V, all channels
Fast Data Channels disabled
Error Queue cleared (*RST only)
Input Relays all open
VX4244 16-Channel Digitizer Module User Manual
3–53
IEEE 488.2 Common Commands
*SRE <mask>
Service Request Enable (SRE) register. This command defines the mask for
generating VXI Request True interrupts. The mask can be any number from 0 to
255, corresponding to the encoded bits defined below. Bits 4, 6, and 7 are
unused, and are ignored if received. A ‘1’ in a bit position enables the corresponding service request. A ‘0’ disables it. The *SRE register is cleared at
power-on, or by writing an *SRE 0 command only. If <mask> is not specified, it
defaults to 0. When converted to a binary number, the bits of the *SRE
correspond to:
bit 0 (LSB) Measurement Complete (group 1) / FDC0
1 Measurement Complete (group 2) / FDC1
2 Measurement Complete (group 3) / FDC2
3 Measurement Complete (group 4) / FDC3
4 ––––––––––––––––––
5 Event Status Summary
6 ––––––––––––––––––
7 (MSB) ––––––––––––––––––
*SRE?
*STB?
To generate the Event Status Summary interrupt, the event must be enabled with
the *ESE command.
Service Request Enable (SRE) query. This command returns the value of the
Service Request Enable register as a numeric value from 0 to 255. Bits 4, 6,
and 7 are unused, and are reported as zeroes.
Status Byte (SB) query. This command returns the value of the Status Byte
register as a numeric value from 0 to 255. The Status byte is also the value
returned by a VXI READ STB command (with bit 6 set to 0). The Status byte is
encoded as follows:
bit 0 (LSB) Measurement Complete (group 1) / FDC0 state
1 Measurement Complete (group 2) / FDC1 state
2 Measurement Complete (group 3) / FDC2 state
3 Measurement Complete (group 4) / FDC3 state
4 ––––––––––––––––––––
5 Event Status Summary bit
6 Service Request Pending Summary bit
7 (MSB) ––––––––––––––––––––
3–54
VX4244 16-Channel Digitizer Module User Manual
*TST
IEEE 488.2 Common Commands
For bits 0 through 3, a ‘1’ indicates that a measurement acquisition has been
completed, or that a Fast Data Channel (FDC) request is active.
Bit 4 is unused, and is always returned as a 0.
For bit 5, a ‘1’ indicates an event status condition is active. This bit reflects the
logical AND of the Event Status Enable register and the current Event Status
register. If any bits are set after the ANDing, then the Event Status Summary bit
is set.
For bit 6, a ‘1’ indicates a VXI Request True interrupt has been generated. Like
bit 5, it reflects the logical AND of the Service Request Enable register, and the
currently active service request conditions. If any bits are set after the ANDing,
then the Service Request Pending Summary bit is set. This bit is destructively
read. That is, it is cleared when the *STB? command is executed.
Execute the self test. The Error LED will blink while the self test is being
executed. The self test takes approximately 30 seconds to complete. After
executing the *TST command, the module is returned to its *RST state with the
exception that self test errors (if any) will be queued.
*TST?
Query Response(s)
The Operation Complete bit of *ESR?, or the *TST? query, or the *SRE
interrupt can be used to determine when the test has been completed. The *TST?
query gives a summary of the results. The *ERRor? command gives the failure
results (if any). See Appendix C for a listing of self test failures.
The following commands are allowed during *TST execution (all others are
ignored):
*CAL? *ESE? *ESR? *IDN?
*STB? *SRE? *TST? *WAI
*OPC *OPC?
Self Test query. For the self test query, the state of the self test routine is
returned, as defined in the responses below.
–1<LF> self test failed
0<LF> self test successful
1<LF> self test in progress
VX4244 16-Channel Digitizer Module User Manual
3–55
IEEE 488.2 Common Commands
*WAI
Wait to Continue. This command causes the module to wait until all pending
commands and queries are complete. All commands following *WAI are
suspended until the pending operations are complete.
3–56
VX4244 16-Channel Digitizer Module User Manual
Appendix A: Specifications
This appendix contains the VX4244 specifications. All specifications are
warranted unless they are designated typical. Typical characteristics describe
typical or average performance and provide useful reference information.
T able A–1: Specifications
Characteristic Description
Number of Inputs
Input Voltage Ranges
Reference Oscillator (Master Clock)
Source
Frequency
Range Source Frequency Max Freq out Min Freq out
Stability (Internal Clock) 0.01% (100 ppm)
Sample Clock
Source
Frequency
Signal Input Type Differential
Resolution (for 16 bits) Range Resolution
1
1
2
2
3
3
3
16
± 0.2, ± 0.5, ± 1.0, ± 2.0, ± 5.0, ± 10.0, ± 20.0 Volts
2
Internal (4 MHz) VXI 10 MHz ECL clock
Source frequency / ( 2 to 130560) (in division increments of 2)
Internal 4.0E6 2.0E6 30.6372 Hz
Clk10 10.0E6 5.0E6 76.5931 Hz
Master Clock
External Clock
Master Clock / (1 to 65280)
External – DC to 200 kHz maximum
Bandwidth DC to 300 kHz (–3 dB typical)
Roll-off –6 dB/octave (at 300 kHz typical)
–12 dB/octave (at 500 kHz typical)
Coupling DC, ground
Impedance 99.8 k ±0.5%, each input side
Common Mode ±24 V maximum
Common Mode Rejection Ratio
(CMRR)
Protection ±80 V max (DC + peak AC)
±0.2 6.1037 V/bit
±0.5 15.259 V/bit
±1.0 30.519 V/bit
±2.0 61.037 V/bit
>68 dB at 100 Hz
VX4244 16-Channel Digitizer Module User Manual
A–1
Appendix A: Specifications
T able A–1: Specifications (Cont.)
Characteristic Description
±5.0 152.59 V/bit
±10.0 305.19 V/bit
±20.0 610.37 V/bit
DC Accuracy Error
(using average function)
Effective Bits (AC accuracy) Dynamic accuracy based on least squares fit to idealized 16-bit sine wave, and the formula
Sample Memory (per channel group)
Depth 256 Kwords (262144) (16-bit) for a single channel / group
3
Control
Group Triggering
3
<0.2% full scale
Effective Bits = 16 –[log2(RMS error actual / RMS error ideal)]
(parenthetical values are typical)
Range 1 kHz 10 kHz 20 kHz
0.2 >9.0 (10.5) >9.0 (10.5) >9.0 (10.5)
0.5 >10.2 (11.6) >10.2 (11.6) >10.2 (11.4)
1.0 >11.1 (12.4) >11.1(12.3) >10.9 (11.9)
2.0 >11.9 (12.6) >11.6 (12.4) >11.2 (12.0)
5.0 >12.3 (13.0) >12.0 (12.8) >11.2 (12.1)
10.0 >12.6 (13.2) >12.1 (12.9) >11.2 (12.2)
20.0 >12.6 (13.2) >12.1 (12.9) >11.2 (12.2)
128 Kwords (131072) for two active channels / group
64 Kwords (65536) for four active channels / group
Pre-/post-triggering from 1 to the total amount of available memory per channel, or FREE
running. Memory can be optionally programmed to be zeroed prior to arming the trigger.
Any AND or OR combination of the following (the automatic and VXI command triggers are
mutually exclusive):
± External Trigger In (active edge programmable)
Threshold trigger (8-bits accuracy)
Automatic (on command)
VXI TTL trigger (1 of 8 programmable)
VXI Command trigger
Master Trigger
2
Any AND or OR of the four group triggers. Programmable to drive any one of the eight VXI
TTL triggers.
External Trigger Uncertainty ≤1 Sample clock
Trigger Rearm Time ARM:ZERO 1 (ON) approximately 2 s per group
ARM:ZERO 0 (OFF) approximately 100 ms per group
Voltage Threshold
3
Range ± 100% Full Scale
Resolution 8 Bits
A–2
VX4244 16-Channel Digitizer Module User Manual
Appendix A: Specifications
T able A–1: Specifications (Cont.)
Characteristic Description
Synchronization The Logical OR of any the following:
Internal (on command)
External
any one of VXI TTL triggers 1 – 7.
Time Tag
2
Source
Range 32 bits (2^32 = 4,294,967,296 counts)
Resolution 1 / (frequency of the source) seconds
Error Queue 20 messages deep
Input Queue 20 command strings deep
2
Overrun
Digital Input/Output All I/O TTL/CMOS compatible, one HCT load (inputs), HCT244 driver (outputs)
External CLOCK Input
External TRIGGER Input
External SYNC Input
2
2
2
External ARM Input Programmable to either positive or negative EDGE true.
MASTER TRIGGER OUT
2
MASTER CLOCK OUT Positive EDGE true. 50% ± 5% duty cycle.
SYNC OUT Active LEVEL low true.
Group TRIGGERED OUT
2
Group CLOCK out Programmable to either positive or negative LEVEL true. 50% ± 5% duty cycle.
DSP Interface Signals (See Figure A–1 at the end of this section for timing information).
VXI Data Transfer
Word Serial ASCII
VXI 10 MHz clock
Master Clock
Programmably enabled to drive LSB high if overrun occurs.
LSB = 0 if no overrun.
Programmable to either positive or negative EDGE true.
Clock frequency: DC to 200 kHz
Clock high or low minimum time = 40 ns.
Programmable to either positive or negative EDGE true.
20 ns minimum pulse width.
Programmable to either positive or negative LEVEL true.
20 ns minimum pulse width.
20 ns minimum pulse width.
Programmable to either positive or negative LEVEL true.
Programmable to either positive or negative LEVEL true.
NOTE. The source of the group clock and triggered output signals can be programmed to be
any one of the four channel groups.
Serial Outputs: See Figure A–1.
8 MHz Clock Outputs: 50% ± 5% duty cycle.
A/D Sync Outputs: See Figure A–1.
Two’s complement binary
VX4244 16-Channel Digitizer Module User Manual
A–3
Appendix A: Specifications
T able A–1: Specifications (Cont.)
Characteristic Description
Fast Data Channel (FDC) FDC transfers are done using a type of Direct Memory Access for maximum transfer speeds.
Data transfers can be either 16 or 32 bit two’s complement binary. Depending on the number
of active channels in a group, the data is transferred as follows (A2 refers to the VME
address line A2).
FDC Byte/Word/Long Word Alignment 16-bit Transfers (1 active channel)
Transfer VME A2 D15 – D8 D7 – D0
1 0 CH1 WORD 1 LO CH1 WORD 1 HI
2 1 CH1 WORD 2 LO CH1 WORD 2 HI
3 0 CH1 WORD 3 LO CH1 WORD 3 HI
4 1 CH1 WORD 4 LO CH1 WORD 4 HI
16-bit Transfers (2 active channels)
Transfer VME A2 D15 – D8 D7 – D0
1 0 CH1 WORD 1 LO CH1 WORD 1 HI
2 1 CH2 WORD 1 LO CH2 WORD 1 HI
3 0 CH1 WORD 2 LO CH1 WORD 2 HI
4 1 CH2 WORD 2 LO CH2 WORD 2 HI
16-bit Transfers (4 active channels)
Transfer VME A2 D15 – D8 D7 – D0
1 0 CH1 WORD 1 LO CH1 WORD 1 HI
2 1 CH2 WORD 1 LO CH2 WORD 1 HI
3 0 CH3 WORD 1 LO CH3 WORD 1 HI
4 1 CH4 WORD 3 LO CH4 WORD 3 HI
32-bit Transfers (1 active channel)
Transfer D31 – D24 D23 – D16 D15 – D8 D7 – D0
1 CH1 WORD 1 LO CH1 WORD 1 HI CH1 WORD 2 LO CH1 WORD 2 HI
2 CH1 WORD 3 LO CH1 WORD 3 HI CH1 WORD 4 LO CH1 WORD 4 HI
32-bit Transfers (2 active channel)
Transfer D31 – D24 D23 – D16 D15 – D8 D7 – D0
1 CH1 WORD 1 LO CH1 WORD 1 HI CH2 WORD 1 LO CH2 WORD 1 HI
2 CH1 WORD 2 LO CH1 WORD 2 HI CH2 WORD 2 LO CH2 WORD 2 HI
32-bit Transfers (4 active channel)
Transfer D31 – D24 D23 – D16 D15 – D8 D7 – D0
1 CH1 WORD 1 LO CH1 WORD 1 HI CH2 WORD 1 LO CH2 WORD 1 HI
2 CH3 WORD 1 LO CH3 WORD 1 HI CH4 WORD 1 LO CH4 WORD 1 HI
A–4
VX4244 16-Channel Digitizer Module User Manual
Appendix A: Specifications
C
Strobe
Ir ser te C
t Stro e S lo to t r serAc o le e AC i
T able A–1: Specifications (Cont.)
Characteristic Description
CPU Motorola 68330 16-bit processor.
128 Kwords RAM.
256 Kwords FLASH memory.
64 Kwords EEPROM.
VXI Transfer Rate, FD
IEEE 488.2 Commands *CAL? Calibration query
VXIbus Compatibility Fully compatible with the VXIbus Specification V1.4 for message-based instruments.
VXI Device Type VXI message based instrument.
VXI Protocol Word serial or Fast Data Channel Version 2.07.
Dynamic Configuration Yes (set Logical Address switch to FFh).
VXI Card Size C size, one slot wide.
Module-Specific Commands All module-specific commands and data are sent via the VXIbus Byte Available command or
VMEbus Interface Data transfer bus (DTB) slave – A16, D16
Interrupt Level Dynamically configured by the Resource Manager.
Interrupt Acknowledge D16; lower 8 bits returned are the logical address of the module.
Data
900 ns
*CLS Clear Status command
*ESE Standard Event Status Enable command
*ESE? Standard Event Status Enable query
*ESR? Standard Event Status Register query
*IDN? Identification query
*OPC Operation Complete command
*OPC? Operation Complete query
*RST Reset command
*SRE Service Request Enable command
*SRE? Service Request Enable query
*STB? Read Status Byte query
*TST Self test command
*TST? Self test query
*WAI Wait to Continue
via Fast Data Channels 4 and 5. All module-specific commands are made up of ASCII
characters. Module specific data may be either ASCII or binary.
Fast Data Channel A32 D16/D32 (FDC).
(DS*) low to Data Transfer Acknowledge (DTACK*) high
VX4244 16-Channel Digitizer Module User Manual
A–5
Appendix A: Specifications
T able A–1: Specifications (Cont.)
Characteristic Description
VXIbus Commands Supported All VXIbus commands are accepted (e.g. DTACK* will be returned). The following
commands have effect on this module; all other commands will cause an Unrecognized
Command error:
ABORT NORMAL OPERATION
ASSIGN INTERRUPT LINE
ASYNCHRONOUS MODE CONTROL
BEGIN NORMAL OPERATION
BYTE AVAILABLE (with or without END bit set)
BYTE REQUEST
CLEAR
CLEAR LOCK
CONTROL EVENT
END NORMAL OPERATION
ERROR QUERY
READ INTERRUPT LINE
READ INTERRUPTER
READ PROTOCOL
READ STATUS
SET LOCK
TRIGGER
VXIbus ProtocolEvents Supported VXIbus events are returned via VME interrupts. The following event is supported and
returned to the module’s commander:
REQUEST TRUE (In IEEE-488 systems, this interrupt will cause a Service Request
(SRQ) to be generated on the IEEE-488 bus.)
VXIbus Registers ID
Device Type
Status
Control
Protocol
Response
Data Low
See Register Definitions for definition of register contents.
Device Type Register Contents 770B
Power Requirements All required DC power is provided by the power supply in the VXIbus mainframe.
Voltage +5 V Supply 4.75 VDC to 5.25 VDC
–5.2 V Supply –5.0 VDC to –5.4 VDC
–2 V Supply –1.9 VDC to –2.1 VDC
+12 V Supply +11.5 VDC to +12.5 VDC
–12 V Supply –11.5 VDC to +12.5 VDC
+24 V Supply +23.5 VDC to +24.5 VDC
–24 V Supply –23.5 VDC to –24.5 VDC
A–6
VX4244 16-Channel Digitizer Module User Manual
Appendix A: Specifications
T able A–1: Specifications (Cont.)
Characteristic Description
Current (Peak Module, IPM) +5 V Supply 3.1 A (fused at 5 A)
–5.2 V Supply 30 mA (fused at 1 A)
–2.0 V Supply 30 mA (fused at 1 A)
+12 V Supply 320 mA (fused at 2 A)
–12 V Supply 210 mA (fused at 2 A)
+24 V Supply 440 mA (fused at 2 A)
–24 V Supply 440 mA (fused at 2 A)
Fuses Replacement fuses: Littelfuse P/N 273005 (5 A), 273002 (2 A), and 273001 (1 A).
Cooling Provided by the fan in the VXIbus mainframe. Less than 10_C temperature rise with
3.46 liters/sec of air at a pressure drop of 0.080 mm of H
Temperature –10_ C to +65_ C, operating (assumes ambient temperature of 55_ C and airflow to assure
less than 10_ C temperature rise).
–40_ C to +85_ C, storage.
Humidity Less than 95% R.H. non-condensing, –10_ C to +30_ C.
Less than 75% R.H. non-condensing, +31_ C to +40_ C.
Less than 45% R.H. non-condensing, +41_ C to +55_ C.
EC Declaration of Conformity Meets the intent of Directive 89/336/EEC for Electromagnetic Compatibility. Compliance
was demonstrated to the following specifications as listed in the official Journal of the
European Communities:
4
EN 5501 1 Class A
: Radiated and Conducted Emissions
O.
2
EN 50081–1 Emissions:
EN 60555–2 Power Harmonics
EN 50082–1 Immunity:
IEC 801–2 Electrostatic Discharge
IEC 801–3 RF Radiated
IEC 801–4 Fast Transients
IEC 801–5 Surge
Module Envelope Dimensions 197 mm high, 221 mm deep, 13 mm wide.
(7.75 in × 8.69 in × 0.5 in).
Dimensions, Shipping When ordered with a Tektronix Inc. mainframe, this module will be installed and secured in
one of the instrument module slots (slots 1–12).
When ordered alone, the module’s shipping dimensions are:
254 mm × 254 mm × 127 mm. (10 in × 10 in × 5 in).
Weight 1.62 kg (3.62 lbs)
Weight, Shipping When ordered alone, the module’s shipping weight is:
2.07 kg (4.62 lbs)
Mounting Position Any orientation.
VX4244 16-Channel Digitizer Module User Manual
A–7
Appendix A: Specifications
T able A–1: Specifications (Cont.)
Characteristic Description
Mounting Location Installs in an instrument module slot (slots 1–12) of a C or D size VXIbus mainframe. (Refer
to D size mainframe manual for information on required adapters.)
Front Panel Signal Connectors 2 DD50 connectors. Refer to Appendix B for connector pinouts.
Software Version See *IDN? command
1
indicates programmability on a channel basis
2
indicates programmability on a module basis
3
indicates programmability on a group basis
4
To ensure compliance with the above requirement (EN55011), only high-quality shielded cables should be attached to the
front-panel connectors. High-quality cables have a reliable, continuous outer shield (braid & foil) that has low impedance
connections to shielded connector housings. In addition, two ferrite cores, such as Steward part number 28A2024–000
(28A2024-0A0 with clip-on case) or equivalent, should be installed on any cable attached to the Digital I/O port at the end
nearest the VX4244.
125 ns
8 MHz (XCLK)
15 ns Max
A/D SYNC
15 ns Max
SERIAL OUT
15 ns Max
Bit 1 Bit 16 Bit 17 Bit 18
(MSB)
Figure A–1: VX4244 Serial Output Timing Diagram
10 ns Min
(LSB)
Sample Clock Period
5 ms Min (200 kHz)
A–8
VX4244 16-Channel Digitizer Module User Manual
Appendix B: Input/Output Connections
T able B–1: Input Connections in Signal Input Connector
S1 Pin Input Signals
1 Channel 01+
2 Ground
3 Channel 03+
4 Ground
5 Channel 05+
6 Ground
7 Channel 07+
8 Ground
9 Channel 09+
10 Ground
11 Channel 11+
12 Ground
13 Channel 13+
14 Ground
15 Channel 15+
16 Ground
17 No connection
18 Channel 01–
19 Channel 02–
20 Channel 03–
21 Channel 04–
22 Channel 05–
23 Channel 06–
24 Channel 07–
25 Channel 08–
26 Channel 09–
27 Channel 10–
28 Channel 11–
29 Channel 12–
30 Channel 13–
31 Channel 14–
VX4244 16-Channel Digitizer Module User Manual
B–1
Appendix B: Input/Output Connections
T able B–1: Input Connections in Signal Input Connector (Cont.)
S1 Pin Input Signals
32 Channel 15–
33 Channel 16–
34 Ground
35 Channel 02+
36 Ground
37 Channel 04+
38 Ground
39 Channel 06+
40 Ground
41 Channel 08+
42 Ground
43 Channel 10+
44 Ground
45 Channel 12+
46 Ground
47 Channel 14+
48 Ground
49 Channel 16+
50 No connection
B–2
VX4244 16-Channel Digitizer Module User Manual
Appendix B: Input/Output Connections
T able B–2: Input/Output Connections on Digital I/O Connector
P1 Pin Digital I/O
1 Serial Out Channel 1
2 Serial Out Channel 2
3 Serial Out Channel 3
4 Serial Out Channel 4
5 Serial Out Channel 5
6 Serial Out Channel 6
7 Serial Out Channel 7
8 Serial Out Channel 8
9 Serial Out Channel 9
10 Serial Out Channel 10
11 Serial Out Channel 11
12 Serial Out Channel 12
13 Serial Out Channel 13
14 Serial Out Channel 14
15 Serial Out Channel 15
16 Serial Out Channel 16
17 No connection
18 A/D Sync group 1
19 8 MHz clock
20 Ground
21 Ground
22 A/D Sync group 2
23 8 MHz clock
24 Ground
25 Ground
26 A/D Sync group 3
27 8 MHz clock
28 Ground
29 Ground
30 A/D Sync group 4
31 8 MHz clock
32 Ground
33 Ground
34 External Clock Input
35 External SYNC Input
VX4244 16-Channel Digitizer Module User Manual
B–3
Appendix B: Input/Output Connections
T able B–2: Input/Output Connections on Digital I/O Connector (Cont.)
P1 Pin Digital I/O
36 External Trigger Input
37 Master Trigger Output
38 Ground
39 Ground
40 SYNC Output
41 Master Clock Output
42 Group Trigger Output
43 Group Clock Output
44 Ground
45 Ground
46 External Arm Input
47 No connection
48 No connection
49 No connection
50 Factory Test Serial Output (Do not connect)
B–4
VX4244 16-Channel Digitizer Module User Manual
Appendix C: Self Test Failures
For the <description> fields below, x’s represents a field filled in by the program.
Where possible, the channel or group is identified. Also, if possible, the “U”
number of the chip is identified. For some responses, the “should be” (“s/b”)
value is given, followed by (“–>”) the actual value read. An “h” appended to a
response indicates a hex value. The quotes (”) are used for readability, and are
not part of the response.
LCA failures are further identified by the following <description fields>:
Self T est Failure Description
LCA failure,No Load of Memory
controllers (DONE bit inactive)
LCA failure,No Load of Trigger
controller (DONE bit inactive)
LCA failure,Write Counter Load
Failure (group x Uxxxx) s/b 12345h
-> xxxxxh?
LCA failure,Read Counter Load
Failure (group x Uxxxx) s/b 98765h
-> xxxxxh?
LCA failure,Write Counter Increment
failure (group x Uxxxx) s/b xxxxxh
-> xxxxxh?
LCA failure,Read Counter Increment
failure (group x Uxxxx) s/b xxxxxh
-> xxxxxh?
LCA failure,Read Counter Decrement
failure (group x Uxxxx) s/b xxxxxh
-> xxxxxh?
Self test/Memory failures are further identified by the following <description> fields:
CPU RAM failure U551/U552 Indicates the main CPU memory failed its read/write test.
RAM error 'walking 1' (group x
Uxxxx) s/b xxxxh -> xxxxh?
RAM error 'walking 0' (group x
Uxxxx) s/b xxxxh -> xxxxh?
RAM error (group x U xxxx) @xxxxh
s/b xxxxh -> xxxxh?
Indicates the memory LCAs could not be loaded correctly. These are U23, U63,
U1031, and U1431. The done bit is status<9> on the schematic.
Indicates the trigger LCA (U95) could not be loaded correctly. The done bit is
status<10> on the schematic.
Indicates the write address counters could not be loaded correctly. The value
should be (s/b) 12345h(ex). The last value is the actual hex value read.
Indicates the read address counters could not be loaded correctly. The value
should be (s/b) 98765h(ex). The last value is the actual hex value read.
Indicates the write address counters are not incrementing correctly .
Indicates the read address counters are not incrementing correctly .
Indicates the read address counters are not decrementing correctly .
Indicates the group memory identified could not be written/read correctly . A “1” is
walked through each of the 16 bits of the first bank of the group’s A/D 16-bit-wide
memory .
Indicates the group memory identified could not be written/read correctly . A “0” is
walked through each of the 16 bits of the first bank of the group’s 16-bit wide
memory .
Indicates the group memory identified could not be written/read correctly . RAM
memory is loaded and verified with an incrementing value. @xxxx is the address
of the RAM where the failure occurred.
VX4244 16-Channel Digitizer Module User Manual
C–1
Appendix C: Self Test Failures
Self T est Failure Description
Address error on clock every read
(group x Uxxxx) @xxxxh s/b xxxxh ->
xxxxh?
Address error on clock every A2 even
read (group x Uxxxx) s/b xxxxh/xxxxh
-> xxxxh/xxxxh?
Address error on clock every A2 odd
read (group x Uxxxx) s/b xxxxh/xxxxh
-> xxxxh/xxxxh?
Address error on clock every A1 & A2
read (group x Uxxxx) s/b xxxxh ->
xxxxh?
Armed signal in invalid active (low)
state (group x Uxxxx)
Armed signal not active (high)
(group x Uxxxx)
Triggered signal in invalid active
state (group x U95)
Triggered signal in invalid active
armed state (group x U95)
Triggered signal not active (group x
U95)
Time Tag not counting (group x)
xxxxxxxxh?
Time Tag did not clear (group x)
xxxxxxxxh?
Time Tag not counting (group x)
xxxxxxxxh <- xxxxxxxxh?
Time Tag counting did not stop on
trigger (group x) xxxxxxxxh <xxxxxxxxh?
Invalid board id (U88) (reloading
default calibration factors VXxxxx?
Could not properly perform EEPROM
write/read operation (U88)
Threshold trigger in invalid active
state (channel xx)
Indicates the address clocking control is not operating correctly. In this test, every
read of the memory should cause an increment of the read address counters.
Indicates the address clocking control is not operating correctly. In this test, the
address should increment only when A2 is active. The two values represent the
values of the first and third memory banks, and should be even and two counts
apart.
Indicates the address clocking control is not operating correctly. In this test, the
address should increment only when A2 is active. The two values represent the
values of the second and fourth memory banks, and should be odd and two
counts apart.
Indicates the address clocking control is not operating correctly. In this test, the
address should increment after every A1 AND A2 read.
Indicates the armed signal is active, but should not be. The U number identified is
the source of the armed signal.
Indicates the armed signal did not go active. The U number identified is the source
of the armed signal. The module strobes a low pulse on the ‘armstb’ signal to arm
the module.
Indicates a trigger is active when it shouldn’t be.
Indicates the trigger is active while armed, but shouldn’t be.
Indicates the trigger failed to occur. The module strobes a low pulse on the ‘softrg’
signal to trigger the module for this test.
Indicates the time tag counters are not operating correctly. The value returned
should be greater than 1 and less than 1000 hex.
See above.
Indicates the time tag counters are not operating correctly. The second field
should be greater than the first field.
The time-tag counters should have stopped when their respective group trigger
occurs. The second value should equal the first value.
Indicates the board id stored in EEPROM has been corrupted (or this is the first
time the module has ever been turned on). The default calibration factors are
automatically reloaded into EEPROM. If this message persists on power-cycles,
the EEPROM needs to be replaced.
NOTE. The unit must be re-calibrated if this message appears.
Indicates operation of the EEPROM is suspect.
Indicates the threshold triggering of the channel indicated is active, but should not
be. This can be caused by either a bad analog front end, or a bad digital
comparator chip.
C–2
VX4244 16-Channel Digitizer Module User Manual
Self T est Failure Description
Appendix C: Self Test Failures
Threshold trigger failed to occur
(channel xx)
Single channel cross switch/threshĆ
old trigger in invalid active state
(channel xx)
Single channel cross switch/threshĆ
old trigger failed to occur (chanĆ
nel xx)
Dual channel low cross switch/
threshold trigger in invalid active
state (channels xx/xx)
Dual channel low cross switch/
threshold trigger failed to occur
(channels xx/xx)
Dual channel high cross switch/
threshold trigger in invalid active
state (channels xx/xx)
Dual channel high cross switch/
threshold trigger failed to occur
(channels xx/xx)
Armed signal still active on memory
full (group x)
Invalid sample count (group x) start
xxxxxh end xxxxxh diff xxxxx (s/b
xxx)
Terminal Count/Memory full not
functioning (group x) count s/b 20
-> xxx
Indicates the threshold triggering of the channel indicated is not operating
correctly . See above.
Indicates the trigger is in an inactive state. For this test, the cross switches are set
for a single channel only.
See above.
For this test, the cross switches are set for two input channels, with the lower of
the two channels used to detect the threshold.
See above.
For this test, the cross switches are set for two input channels, with the higher of
the two channels used to detect the threshold.
See above.
Indicates the ‘memfull’ signal failed to occur, or failed to clear the ‘armed’ signal.
This test verifies that the number of samples programmed to be taken is the actual
number taken. Start is the starting address, end is the ending address, and diff is
the difference (in decimal). s/b is what the difference should be.
Indicates the module did not stop sampling data when it should have.
VX4244 16-Channel Digitizer Module User Manual
C–3
Appendix D: Module Diagnostic Commands
The following commands are intended for diagnosing problems on the module,
and should not be used for any other purpose. For the self-test subset commands,
the ERRor? command can be used to read the results of the test. The Error LED
blinks while processing these commands. Since the diagnostic commands
modify internal registers, use the *RST command to return the module to a
known state.
DIAGnostic Command Description
:ADCOnversion Performs the A/D conversion/threshold triggering portion of self-test.
:ARMEd Performs the armed test portion of self-test.
:CPURam Performs the CPU RAM portion of self-test.
:EEPRom Performs the EEPROM portion of self-test.
:FERAm Performs the A/D memory test and memory addressing portion of self-test.
:LCACounters Performs the LCA counter test portion of self-test.
:TIMEtag Performs the time-tag test portion of self-test.
:TRIGgers Performs the trigger test portion of self-test.
:TRMCount Performs the terminal count test portion of self-test.
:XSONe Performs the single channel cross-switch test portion of self-test.
:XSTLow Performs the two-channel low cross switch portion of self-test.
:XSTHigh Performs the two-channel high cross switch portion of self-test.
:CALData? [<channel id>] Returns the calibration factors stored in EEPROM for the channel specified. The values
returned are the offset and gain DAC values for each of the seven input ranges.
Example: DIAG:CALD? (@1)
:GAIN <hex12 value> [<channel list>] Loads the hex value into the gain DAC for the channel(s) specified. 800 Hex is nominal 0
(no gain). FFF Hex is the maximum positive gain trim. 000 hex is the maximum negative
gain trim.
Example: DIAG:GAIN 7F0 (@1:16)
:GRPClk <hex16 value> [<group list>] Loads the hex value into the group clock counters specified. The hex value is the two’s
complement divisor for the master clock. For example, the two’s complement of 4 is
FFFC (invert and add one). Therefore, loading an FFFC hex into the counters, causes the
group clock frequency to be
Example: DIAG:GRPC 89AB (@1,3)
:MSTClk <hex16 value> Loads the hex value into the master clock counters (U762/U771). The divisor for the
master clock source is calculated similarly to the DIAG:GRPClk command discussed
above.
Example: DIAG:MSTC 89AB
th
1
the master clock frequency.
4
VX4244 16-Channel Digitizer Module User Manual
D–1
Appendix D: Module Diagnostic Commands
DIAGnostic Command Description
:OFFSet <hex16 value> [<channel list>] Loads the hex value into the offset DAC for the channel(s) specified. The of fset DAC is
actually two 8-bit DAC’s, with the output of the first DAC (most significant byte) fed to the
input of the second DAC (least significant byte). For these DAC’s, 80 Hex is zero, FF hex
is positive full-scale, 00 Hex is negative full-scale.
Example: DIAG:OFFS 8000 (@1:4)
:RADDress <hex 16 value> [<group list>] Loads the A/D memory read address with the value specified for the groups specified.
The multiplexed read/write address counters to the memory defaults to the write address,
so the read address is valid only during a read of the memory.
Example: DIAG:RADD 1234 (@1:4)
:RADDress? [<group list>] Returns a <hex16 value> indicating the current read address of the memory for the
group(s) specified.
:RAMP [<group list>] Loads A/D RAM with a ramp waveform for the group(s) specified.
Example: DIAG:RAMP (@1:4)
:RANGe <voltage> [<channel list>] Sets the input attenuation analog switches and loads the gain and offset DAC’s to the
range specified for the channels specified.
Example: DIAG:RANG 5 (@6,7,12:16)
:RELAy OPEN | CLOSe [<channel list>] Opens or closes the input relays specified in channel list.
Example: RELA:CLOS (@1:16)
:STRElay OPEN | CLOSe Opens or closes the self-test relay.
Example: STRE:CLOS
:WADDress <hex 16 value> [<group list>] Loads the A/D memory write address with the value specified for the groups specified.
The multiplexed read/write address counters to the memory defaults to the write address.
Example: DIAG:WADD 1234 (@1:4)
:WADDress? [<group list>] Returns a <hex16 value> indicating the current write address for the group(s) specified.
OUTPut:UART ”<message>” Outputs the message string to the front-panel serial interface. This interface is a TTL
output, which can be hooked to an RS-232 driver chip to drive a monitor. The RS-232
parameters are 8 bits, one start, one stop, no parity. It is used for factory testing in
conjunction with the following jumper settings:
J4 J5
OFF OFF Normal operation mode.
OFF ON Debug mode.
ON OFF Continuous self-test mode.
ON ON Continuous self-test suppress.
D–2
VX4244 16-Channel Digitizer Module User Manual
Loading...