Supermicro X10SRW-F operation manual

Page 1
X10SRW-F
USER’S MANUAL
Revision 1.1
Page 2
The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates. Please Note: For the most up-to-date version of this
Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software and docu­mentation, is the property of Supermicro and/or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except as expressly permitted by the terms of said license.
IN NO EVENT WILL SUPERMICRO BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPERMICRO SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Super Micro's total liability for all claims will not exceed the price paid for the hardware product.
FCC Statement: This equipment has been tested and found to comply with the limits for a class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruc­tions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interfer­ence to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:
Reorient or relocate the receiving antenna.
Increase the separation between the equipment and receiver.
Connect the equipment to an outlet on a circuit different from that to which the receiver
is connected.
Consult the authorized dealer or an experienced radio/TV technician for help.
California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate warn­ing applies only to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate Material-special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate”
WARNING: Handling of lead solder materials used in this product may expose you to lead, a chemical known to the State of California to cause birth defects and other repro­ductive harm.
Manual Revision 1.1 Release Date: August 23, 2016
Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this document. Information in this document is subject to change without notice. Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders. Copyright © 2016 by Super Micro Computer, Inc. All rights reserved.
Printed in the United States of America
Page 3

Preface

This manual is written for system integrators, IT professionals, and
knowledgeable end users. It provides information for the installation and use of the
X10SRW-F motherboard.
About This Motherboard
The X10SRW-F supports a single Intel® E5-2600/1600 Series Processor in
an LGA2011 R3 socket. With the Intel® C612 Express chipset built in, the X10SRW-
F motherboard supports Intel® Server Platform Services (Intel SPS), offering great
system enhancement to high performance storage platforms. Please refer to our
website (http://www.supermicro.com/products/) for processor and memory support
updates. This product is intended to be installed and serviced by professional
technicians.
Manual Organization
Chapter 1 describes the features, specications and performance of the mother-
board, and provides detailed information on the Intel® C612 Express chipset.
Chapter 2 provides hardware installation instructions. Read this chapter when in-
stalling the processor, memory modules and other hardware components into the
system. If you encounter any problems, see Chapter 3, which describes trouble-
shooting procedures for video, memory and system setup stored in the CMOS.
Chapter 4 includes an introduction to the BIOS, and provides detailed information
on running the CMOS Setup utility.
Appendix A provides BIOS Error Beep Codes.
Appendix B lists software program installation instructions.
Appendix C contains UEFI BIOS Recovery instructions.
Appendix D contains Dual Boot Block instructions.
Preface
iii
Page 4
X10SRW-F User’s Manual
Conventions Used in the Manual:
Special attention should be given to the following symbols for proper system instal-
lation:
Warning: Critical information given to prevent damage to the components or injury
to yourself.
Note: Additional Information provided for correct system setup.
iv
Page 5
Contacting Supermicro
Headquarters
Address: Super Micro Computer, Inc.
980 Rock Ave.
San Jose, CA 95131 U.S.A.
Tel: +1 (408) 503-8000
Fax: +1 (408) 503-8008
Email: marketing@supermicro.com (General Information)
support@supermicro.com (Technical Support)
Web Site: www.supermicro.com
Europe
Address: Super Micro Computer B.V.
Het Sterrenbeeld 28, 5215 ML
's-Hertogenbosch, The Netherlands
Tel: +31 (0) 73-6400390
Fax: +31 (0) 73-6416525
Email: sales@supermicro.nl (General Information)
support@supermicro.nl (Technical Support)
rma@supermicro.nl (Customer Support)
Web Site: www.supermicro.nl
Contacting Supermicro
Asia-Pacic
Address: Super Micro Computer, Inc.
3F, No. 150, Jian 1st Rd.
Zhonghe Dist., New Taipei City 235
Taiwan (R.O.C)
Tel: +886-(2) 8226-3990
Fax: +886-(2) 8226-3992
Email: support@supermicro.com.tw
Web Site: www.supermicro.com.tw
v
Page 6
X10SRW-F User’s Manual
Table of Contents
Preface
Chapter 1 Introduction
1-1 Overview ......................................................................................................... 1-1
1-2 Chipset Overview ......................................................................................... 1-10
1-3 Special Features ............................................................................................1-11
1-4 PC Health Monitoring .....................................................................................1-11
1-5 ACPI Features ............................................................................................... 1-12
1-6 Power Supply ................................................................................................ 1-12
1-7 Super I/O ....................................................................................................... 1-13
Chapter 2 Installation
2-1 Standardized Warning Statements ................................................................. 2-1
2-2 Static-Sensitive Devices .................................................................................. 2-4
2-3 Motherboard Installation .................................................................................. 2-5
2-4 Processor and Heatsink Installation................................................................ 2-7
Installing the LGA2011 Processor .................................................................2-7
Installing a Passive CPU Heatsink ................................................................2-11
Removing the Heatsink ................................................................................. 2-12
2-5 Installing DDR4 Memory ............................................................................... 2-13
DIMM Installation .......................................................................................... 2-13
Removing Memory Modules ......................................................................... 2-14
Memory Support ............................................................................................ 2-14
Memory Population Guidelines ..................................................................... 2-15
2-6 Connectors/IO Ports ...................................................................................... 2-17
Backplane I/O Panel ..................................................................................... 2-17
Universal Serial Bus (USB) ...................................................................... 2-18
Ethernet Ports .......................................................................................... 2-19
Serial Ports (COM1/COM2)...................................................................... 2-19
Unit Identier Switch/UID LED Indicator .................................................. 2-20
VGA Port ..................................................................................................2-20
Front Control Panel ....................................................................................... 2-21
Front Control Panel Pin Denitions............................................................... 2-22
NMI Button ............................................................................................... 2-22
Power LED .............................................................................................. 2-22
HDD LED .................................................................................................. 2-23
NIC1/NIC2 LEDs ...................................................................................... 2-23
Overheat (OH)/Fan Fail/PWR Fail/UID LED ............................................ 2-24
vi
Page 7
Table of Contents
Power Fail LED ........................................................................................ 2-24
Reset Button ........................................................................................... 2-25
Power Button ........................................................................................... 2-25
2-7 Connecting Cables ........................................................................................ 2-26
ATX Main PWR & CPU PWR Connectors (J24 & JPWR1) ..................... 2-26
Fan Headers (Fan 1-2, Fan 4-7) .............................................................. 2-27
Chassis Intrusion (JL1) ........................................................................... 2-27
Internal Speaker/Buzzer (SP1) ................................................................ 2-28
DOM PWR Connector (JSD1) .................................................................. 2-29
Standby Power ......................................................................................... 2-29
T-SGPIO 1/2/3 Headers ........................................................................... 2-30
Power SMB (I2C) Connector .................................................................... 2-30
TPM Header/Port 80 Header ................................................................... 2-31
2-8 Jumper Settings ............................................................................................ 2-32
Explanation of Jumpers ................................................................................ 2-32
LAN1/LAN2 Enable/Disable ..................................................................... 2-32
CMOS Clear (JBT1) ................................................................................. 2-33
PCI-E Slot SMB Enable (I2C1/I2C2) ......................................................... 2-33
VGA Enable .............................................................................................. 2-34
Watch Dog Enable/Disable ...................................................................... 2-35
2-9 Onboard Indicators ........................................................................................ 2-36
LAN 1/LAN 2 LEDs .................................................................................. 2-36
IPMI Dedicated LAN LEDs ....................................................................... 2-36
BMC Heartbeat LED (LEDM1) ................................................................. 2-37
Unit Identication LED (LE1) .................................................................... 2-37
Onboard Power LED (LE2) ..................................................................... 2-38
2-10 SATA Connections ......................................................................................... 2-39
SATA/SAS Connections ........................................................................... 2-39
Chapter 3 Troubleshooting
3-1 Troubleshooting Procedures ........................................................................... 3-1
3-2 Technical Support Procedures ........................................................................ 3-3
3-3 Frequently Asked Questions ........................................................................... 3-4
3-4 Battery Removal and Installation .................................................................... 3-5
3-5 Returning Merchandise for Service................................................................. 3-6
Chapter 4 BIOS
4-1 Introduction ...................................................................................................... 4-1
Starting BIOS Setup Utility .............................................................................. 4-1
How To Change the Conguration Data ......................................................... 4-1
vii
Page 8
X10SRW-F User’s Manual
How to Start the Setup Utility ......................................................................... 4-2
4-2 Main Setup ...................................................................................................... 4-2
The following Main menu items will be displayed: ..................................... 4-2
System Date/System Time ........................................................................ 4-3
Supermicro X10SRW-F .............................................................................. 4-3
BIOS Version: This item displays the version of the BIOS ROM used in the
system. ....................................................................................................... 4-3
Build Date: This item displays the date when the version of the BIOS ROM
used in the system was built. ................................................................... 4-3
Memory Information ................................................................................... 4-3
Total Memory: This item displays the total size of memory available in the
system. ....................................................................................................... 4-3
Memory Speed: This item displays the default speed of the memory
modules installed in the system.. ............................................................... 4-3
4-3 Advanced Setup Congurations...................................................................... 4-4
Boot Feature ................................................................................................. 4-4
Quiet Boot .................................................................................................. 4-4
AddOn ROM Display Mode ........................................................................ 4-4
Bootup Num-Lock ....................................................................................... 4-4
Wait For 'F1' If Error ................................................................................... 4-5
INT19 (Interrupt 19) Trap Response .......................................................... 4-5
Re-try Boot ................................................................................................. 4-5
Power Conguration ........................................................................................ 4-5
DeepSx Power Policies .............................................................................. 4-5
Watch Dog Function ................................................................................... 4-5
Power Button Function ............................................................................... 4-5
Restore on AC Power Loss ........................................................................ 4-6
Chipset Conguration ................................................................................... 4-6
CPU Conguration ..................................................................................... 4-6
Clock Spread Spectrum ............................................................................. 4-6
Hyper-Threading ......................................................................................... 4-7
Performance/Watt ....................................................................................... 4-7
Execute Disable Bit (Available if supported by the OS & the CPU) .......... 4-7
PPIN Control .............................................................................................. 4-7
Hardware Prefetcher (Available when supported by the CPU) ................. 4-7
Adjacent Cache Line Prefetch (Available when supported by the CPU) ... 4-7
DCU Streamer Prefetcher (Available when supported by the CPU) ......... 4-7
DCU IP Prefetcher...................................................................................... 4-8
viii
Page 9
Table of Contents
DCU (Data Cache Unit) Mode ................................................................... 4-8
Direct Cache Access (DCA) ....................................................................... 4-8
DCA Prefetch Delay ................................................................................... 4-8
X2APIC (Extended Advanced Programmable Interrupt Controller) ........... 4-8
AES-NI ........................................................................................................ 4-8
Intel Virtualization Technology .................................................................... 4-8
Advanced Power Management Conguration ............................................. 4-9
Chipset Conguration .................................................................................4-11
North Bridge ................................................................................................4-11
IIO Conguration .........................................................................................4-11
Intel VT for Directed I/O (VT-d) ................................................................ 4-13
QPI (Quick Path Interconnect) Conguration ............................................ 4-13
South Bridge ............................................................................................... 4-17
Legacy USB Support ................................................................................ 4-17
XHCI Hand-Off ......................................................................................... 4-17
EHCI Hand-Off ......................................................................................... 4-17
USB Mass Storage Driver Support .......................................................... 4-17
Port 60/64 Emulation ................................................................................ 4-17
USB 3.0 Support ...................................................................................... 4-17
EHCI1 ....................................................................................................... 4-17
EHCI2 ....................................................................................................... 4-18
XHCI Pre-Boot Drive ................................................................................ 4-18
XHCI Idle L1 ............................................................................................. 4-18
PCH DMI ASPM ....................................................................................... 4-18
SATA Conguration .................................................................................... 4-18
SATA Controller ........................................................................................ 4-18
Congure SATA as ................................................................................... 4-18
*If the item above "Congure SATA as" is set to IDE, the following items
will display: ............................................................................................... 4-19
*If the item above "Congure SATA as" is set to RAID, the following items
will display: ............................................................................................... 4-20
sSATA Conguration ................................................................................... 4-21
sSATA Controller ...................................................................................... 4-21
Congure sSATA as ................................................................................. 4-21
*If the item above "Congure sSATA as" is set to IDE, the following items
will display: ............................................................................................... 4-22
*If the item above "Congure sSATA as" is set to RAID, the following items
will display: ............................................................................................... 4-22
Server ME (Management Engine) Conguration ....................................... 4-23
ix
Page 10
X10SRW-F User’s Manual
PCIe/PCI/PnP Conguration ...................................................................... 4-23
The following PCI information will be displayed: ..................................... 4-23
PCI AER (Advanced Error-Reporting) Support ........................................ 4-24
VGA Palette Snoop .................................................................................. 4-24
PERR# Generation Support ..................................................................... 4-24
SERR# Generation Support ..................................................................... 4-24
Above 4G Decoding (Available if the system supports 64-bit PCI decoding) 4-24
SR-IOV Support (Available if the system supports Single-Root
Virtualization) ............................................................................................ 4-24
Maximum Payload .................................................................................... 4-24
Maximum Read Request .......................................................................... 4-24
ASPM Support .......................................................................................... 4-24
MMIOHBase ............................................................................................. 4-25
MMIO High Size ....................................................................................... 4-25
RSC-R2UW-2E8R Slot1 PCI-E x8 (OPROM)/RSC-R2UW-4E8 Slot4 PCI-E x8 (OPROM)/RSC-R2UW-4E8 Slot3 PCI-E x8 (OPROM)/RSC-R2UW-4E8 Slot1 PCI-E x8 (OPROM)/ RSC-R2UW-4E8 Slot2 PCI-E x8 (OPROM) . 4-25
Onboard LAN1 Option ROM/Onboard LAN2 Option ROM ...................... 4-25
VGA Priority .............................................................................................. 4-25
Network Stack .......................................................................................... 4-25
Ipv6 PXE Support (Available when Network Stack is set to Enabled) .... 4-25
Super IO Conguration ............................................................................. 4-26
Serial Port 1 Conguration/Serial Port 2 Conguration ........................ 4-26
Serial Port 1/Serial Port 2 ........................................................................ 4-26
Device Settings ........................................................................................ 4-26
Change Port 1 Settings/Change Port 2 Settings ..................................... 4-26
Serial Port 2 Attribute ............................................................................... 4-26
Serial Port Console Redirection ................................................................. 4-26
COM 1 Console Redirection .................................................................... 4-26
COM1 Console Redirection ....................................................................... 4-27
SOL/COM2 ............................................................................................... 4-28
SOL/COM2 Console Redirection ............................................................. 4-28
SOL/COM2 Console Redirection Settings ................................................. 4-28
Serial Port for Out-of-Band Management/Windows Emergency Management
Services (EMS) ........................................................................................ 4-30
EMS (Emergency Management Services) Console Redirection ............. 4-30
EMS Console Redirection Settings ............................................................ 4-30
Trusted Computing (Available when a TPM device is installed and detected
by the BIOS) ................................................................................................. 4-31
x
Page 11
Table of Contents
Conguration ............................................................................................ 4-31
Security Device Support ........................................................................... 4-31
TPM State ................................................................................................ 4-31
Pending Operation ................................................................................... 4-31
Current Status Information ....................................................................... 4-31
ACPI Settings ............................................................................................ 4-32
WHEA Support ......................................................................................... 4-32
4-4 Event Logs .................................................................................................... 4-33
Change SMBIOS Event Log Settings ....................................................... 4-33
Enabling/Disabling Options ...................................................................... 4-33
SMBIOS Event Log .................................................................................. 4-33
Runtime Error Logging Support ............................................................... 4-33
Memory Corrected Error Enabling (Available when the item above-Runtime
Error Logging Support is set to Enable) .................................................. 4-33
PCI-Ex (PCI-Express) Error Enable ......................................................... 4-33
Memory Correctable Error Threshold ....................................................... 4-33
Erasing Settings ....................................................................................... 4-34
Erase Event Log ....................................................................................... 4-34
When Log is Full ...................................................................................... 4-34
SMBIOS Event Log Standard Settings .................................................... 4-34
Log System Boot Event ........................................................................... 4-34
MECI (Multiple Event Count Increment) .................................................. 4-34
METW (Multiple Event Count Time Window) ........................................... 4-34
View System Event Log ........................................................................... 4-34
4-5 IPMI ............................................................................................................... 4-35
IPMI Firmware Revision ........................................................................... 4-35
IPMI Status ............................................................................................... 4-35
System Event Log ..................................................................................... 4-35
Enabling/Disabling Options ...................................................................... 4-35
SEL Components ..................................................................................... 4-35
Erasing Settings ....................................................................................... 4-35
Erase SEL ................................................................................................ 4-35
When SEL is Full ...................................................................................... 4-36
BMC Network Conguration ...................................................................... 4-36
IPMI LAN Selection .................................................................................. 4-36
IPMI Network Link Status ......................................................................... 4-36
Update IPMI LAN Conguration ............................................................... 4-36
Conguration Address Source ................................................................. 4-36
xi
Page 12
X10SRW-F User’s Manual
4-6 Security Settings ........................................................................................... 4-38
Password Check ...................................................................................... 4-38
Administrator Password ........................................................................... 4-38
4-7 Boot Settings ................................................................................................. 4-39
Setup Prompt Timeout ............................................................................. 4-39
Boot Mode Select ..................................................................................... 4-39
Fixed Boot Order Priorities ....................................................................... 4-39
Add New Boot Option .............................................................................. 4-40
Boot Option File Path ............................................................................... 4-40
Delete Boot Option ................................................................................ 4-40
4-8 Save & Exit ................................................................................................... 4-41
Discard Changes and Exit ...................................................................... 4-41
Save Changes and Reset ........................................................................ 4-41
Save Options ............................................................................................ 4-41
Save Changes .......................................................................................... 4-41
Discard Changes ...................................................................................... 4-41
Restore Defaults ....................................................................................... 4-41
Save As User Defaults ............................................................................. 4-42
Restore User Defaults .............................................................................. 4-42
Boot Override ........................................................................................... 4-42
Appendix A BIOS Error Beep Codes
A-1 BIOS Error Beep Codes .................................................................................A-1
Appendix B Software Installation Instructions
B-1 Installing Software Programs ..........................................................................B-1
B-2 Installing SuperDoctor5 ...................................................................................B-2
Appendix C UEFI BIOS Recovery Instructions
C-1 An Overview to the UEFI BIOS ......................................................................C-1
C-2 How to Recover the UEFI BIOS Image (-the Main BIOS Block)....................C-1
C-3 To Recover the Main BIOS Block Using a USB-Attached Device..................C-1
Appendix D Dual Boot Block on Grantley Platforms
D-1 IPMI GUI Browser ...........................................................................................D-2
D-2 IPMI Command Sets .......................................................................................D-7
User Approach ............................................................................................................D-9
xii
Page 13
Chapter 1: Introduction
Chapter 1
Introduction

1-1 Overview

Checklist
Congratulations on purchasing your computer motherboard from an acknowledged
leader in the industry. Supermicro boards are designed with the utmost attention to
detail to provide you with the highest standards in quality and performance.
Please check that the following items have all been included with your motherboard.
If anything listed here is damaged or missing, contact your retailer.
The following items are included in the retail box:
One (1) Supermicro Motherboard
Ten (10) SATA cables
One (1) I/O shield
One (1) Quick Reference Guide
Note: For your system to work properly, please follow the links below to
download all necessary drivers/utilities and the user's manual for your
motherboard.
Supermciro product manuals: http://www.supermicro.com/support/manuals/
Product Drivers and utilities: ftp://ftp.supermicro.com/
If you have any questions, please contact our support team at support@supermicro.
com.
1-1
Page 14
X10SRW-F User’s Manual
X10SRW-F Motherboard Image
Note: All graphics shown in this manual were based upon the latest PCB Revision
available at the time of publishing of the manual. Your motherboard or components
may or may not look exactly the same as the graphics shown in this manual.
1-2
Page 15
X10SRW-F Motherboard Layout
Chapter 1: Introduction
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
UID
LE1
JUIDB1
BIOS LICENSE
JBRSET1
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:BIOS RECOVERY
1-2:NORMAL
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
VGA
DM1
LAN2
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
JPL1
DM2
LEDM1
JPG1
JPME2
JWD1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBR1
JBR1
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
JPG1:VGA 1-2:ENABLE 2-3:DISABLE
BT1
JPF1 ON:POWER FORCE ON
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
USB9/10
JOH1
X10SRW-F
REV: 1.01 DESIGNED IN USA
CPU
JIPMB1
COM1
JPF2
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
USB6/7
SP1
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JF1
JPI2C1
JSTBY1
JSD1
SATA5
1
LGA2011-3
1
JPWR1
DIMMD1
DIMMD2
DIMMC1
DIMMC2
JL1
JP4
FAN5
FAN6
FAN7
FAN4
FAN3
DIMMB2
DIMMB1
JVR1
DIMMA2
DIMMA1
FAN2
J24
FAN1
Notes:
See Chapter 2 for detailed information on jumpers, I/O ports and JF1 front
panel connections.
" " indicates the location of "Pin 1".
Jumpers not indicated are for testing only.
When the onboard Power LED Indicator (LE2) is on, system power is on.
Unplug the power cable before installing or removing any components.
1-3
Page 16
X10SRW-F User’s Manual
X10SRW-F Quick Reference
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JP4
JPL1
USB9/10
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
USB6/7
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
JPWR1
J24
FAN1
UID
LE1
JUIDB1
SXB1_1
2-3:ME MANUFACTURE MODE
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
JL1
FAN5
FAN6
FAN7
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2 2-3:DISABLE 1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
JPB1
2-3:DISABLE
DM1
JPME2
JWD1
JBR1
JBT1
1-2:ENABLE
JPB1:BMC
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LGA2011-3
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
FAN3
USB0/1(3.0)
LAN1
JPG1
USB2/3 IPMI_LAN
DM2
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN2
X10SRW-F Jumpers
Jumper Description Default
JBR1 BIOS Recovery Pins 1-2 (Normal)
JBRSET1 FIQ Request Pins 1-2 (Normal)
JBT1 CMOS Clear Short: Clear CMOS, Open: Normal Operation
2
C1/JI2C2 SMB to PCI-E Slots Pins 2-3 (Disabled)
JI
JPB1 BMC Enable/Disable Pins 1-2 (Enabled)
JPG1 VGA Enable Pins 1-2 (Enabled)
JPL1 LAN Enable Pins 1-2 (Enabled)
JWD1 Watch Dog Enable Pins 1-2 (Reset)
1-4
Page 17
Chapter 1: Introduction
X10SRW-F Headers/Connectors
Connector Description
BT1 Onboard Battery
COM1/COM2 COM1 (Port)/COM2 (Header)
FAN1-2, FAN4-7 System/CPU Fan Headers
J24 24-pin Main ATX Power Connector
JD1 Speaker/Buzzer (Pins 1-3: Power LED, Pins 4-7: Speaker)
JF1 Front Panel Control Header
JIPMB1 System Management Bus Header for the IPMI Slot
JL1 Chassis Intrusion Header
JOH1 Overheat LED/Fan Fail
2
JPI
C1 Power SMB (System Management Bus)
JPWR1 8-pin CPU Power Connector
JSD1/JSD2 SATA DOM (Device_On_Module) Power Connector
JSTBY1 Standby Power Header
JTPM1 Trusted Platform Module/Port 80 Connector
JUIDB1 UID (Unit Identication) Button
JVR1 PWM SMB Programming (for debugging only)
LAN1/LAN2 Gigabit (RJ45) Ports (LAN1/2)
IPMI_LAN IPMI_Dedicated LAN
I-SATA 0-3
S-SATA 0-3
(Intel PCH) Serial ATA (SATA 3.0) Ports 0-3
S-SATA Ports 0-3 (6Gb/sec)
SATA 4/5 SATA DOM (Disk_On_Module) Ports 4/5
SP1 Internal Speaker/Buzzer
SXB1A, SXB1B,
SMC-Proprietary WIO_L (Left) Add-On Card slots
SXB1C
SXB2 SMC-Proprietary WIO_R (Right) Add-On Card slot
T-SGPIO 1/2/3 Serial_Link General Purpose I/O Headers 1/2/3 for SATA Connections
UID SW Unit Indentier Switch
USB 0/1 Backpanel USB 3.0 Ports 0/1
USB 2/3 Backpanel USB 2.0 Ports 2/3
USB 4/5, 6/7, 9/10 Front Panel Accessible USB 2.0 Headers 4/5, 6/7, 9/10
USB 8 USB 3.0 Type A Header
USB 11/12 (3.0) Front Panel Accessible USB 3.0 Port 11/12
VGA Backpanel VGA Port
1-5
Page 18
X10SRW-F User’s Manual
X10SRW-F LED Indicators
LED Description State/Color Status
LE1 UID LED Blue: On Unit Identied
LEDM1 BMC Heartbeat LED Green: Blinking BMC Normal
1-6
Page 19
Chapter 1: Introduction
Motherboard Features
CPU Single Intel® E5-2600/1600 Series Processor in an
LGA2011 R3 socket.
Note: Both E5-2600v4 and E5-1600v4 re-
quire Revision 2.0 BIOS (or higher).
Memory Eight (8) ECC DDR4 RDIMM/LRDIMM/UDIMM at 2400
MHz (max.) memory (1 DPC) up to 256GB RDIMM, 512GB
LRDIMM, or 64GB UDIMM.
Dual-channel memory
DIMM sizes
RDIMM 1GB, 2 GB, 4GB, 8GB, 16GB, and
32GB
Chipset Intel
Expansion Slots PCI Slots
Network Intel i350 Dual Gigabit LAN controller
I/O Devices SATA/SAS Connections
®
C612 Express
One (1) SMC-Proprietary WIO Left Add-On card slot
One (1) standard PCIe Right Add-On card slot
Two (2) RJ-45 rear I/O panel connectors with Link and Activity LEDs
Ten (10) SATA ports
AHCI controller supports six (6)
SATA3 devices compatible with
RAID 0, 1, 5, 10
sSATA controller supports four
SATA 3.0 (6Gb/s)
(4) SATA3 devices compatible
with RAID 0, 1, 10
RAID configurations cannot
cross the two (AHCI and sSATA)
controllers
SATA DOM Two (2) SATA DOM Ports (SATA 4/5)
USB Devices
Eight (8) USB 2.0 ports ( 2 rear, 6 via headers) Four (4) USB 3.0 headers for USB 3.0 support (2 rear, 1 Type-A, 1 via header)
Serial (COM) Ports
Two (2) COM Ports (1 header, 1 rear)
1-7
Page 20
X10SRW-F User’s Manual
Graphics Controller
AST 2400 Graphics Controller
BIOS 128 Mb AMI BIOS
Plug and Play (PnP), DMI 2.3, PCI 2.3, ACPI 1.0/2.0/3.0, USB Keyboard and SMBIOS 2.5
Power Conguration ACPI/ACPM Power Management
Main Switch Override Mechanism
Keyboard Wake-up from Soft-Off
Power-on mode for AC power recovery
PC Health Monitoring CPU Monitoring
Onboard voltage monitors for CPU core, +3.3V, +5V,+12V, +3.3V Stdby, VBAT, Memory, PCH and BMC voltage
CPU 5-phase switching voltage
CPU/System overheat LED and control
CPU Thermal Trip support
Thermal Monitor support
Fan Control
Fan status monitoring with rmware 4-pin fan speed con­trol via IPMI interface
Low noise fan speed control
System Management PECI (Platform Environment Conguration Interface) 2.0
support
UID (Unit Identication)/Remote UID
System resource alert via SuperDoctor
SuperDoctor
Chassis Intrusion header and detection
BIOS ash upgrade utility
Dimensions WIO form factor: 8" x 13" (203.2mm x 330.2mm)
®
SPI Flash BIOS
®
5, Watch Dog, NMI
®
5
1-8
Page 21
RJ45
BMC Boot Flash
RJ45 LAN1
RJ45 LAN2
RTL8211E-VB-CG
DDR3
BIOS
VGA CONN
LAN3
X10SRW-F Block Diagram
1-6
1-5
1-4
1-3
1-2
1-1
DDRIV
PCI-E X16
PCI-E X16
PCI-E X8
LAN
I350
RGRMII
SPI
SPI
Temp Sensor
EMC1402-1 *2 at diff SMBUS
BMC
AST2400
COM1 Connector
1-8
1-7
PCI-E X16 G3
PCI-E X16G3
PCI-E X8 G3
RMII/NCSI
CHA,B
CHC,D
PCI-E X1 G2
USB 2.0
SPI
COM2 Header
LPC
PE3 PE1
PCI-E X4
VR12.5 5 PHASE 145W
SNB CORE DDR-IV
PE2
PCI-E X4 (#5..8)
#2
#1 #4
#3
P13 USB2.0
TPM HEADER
Debug Card
FRONT PANEL
PCH
Chapter 1: Introduction
P0
P1
DMI2
DMI2
4GB/s
0
6.0 Gb/S
USB 2.0
P0-P12
(P7-P10,P12
FOR USB3)
USB 3.0
P1-P4 & P6
SPI
BIOS HEADER
SYSTEM POWER
FAN SPEED
CTRL
9
8
7
6
5
4
3
2
1
SATA
USB
USB
System Block Diagram
Note: This is a general block diagram and may not exactly represent
the features on your motherboard. See the Motherboard Features
pages for the actual specications of each motherboard.
1-9
Page 22
X10SRW-F User’s Manual

1-2 Chipset Overview

The X10SRW-F supports a single Intel® E5-2600/1600 Series Processor in an
LGA2011 R3 socket. Built upon the functionality and the capability of the Intel®
C612 Express chipset, the motherboard provides substantial enhancement to
system performance and storage capability for high performance platforms in a
sleek package.
The high-speed Direct Media Interface (DMI) featured in the Intel® C612 Express
chipset supports high-speed Direct Media Interface (DMI) for chip-to-chip true
isochronous communication, providing up to 5 GT/s of software-transparent data
transfer rate on each read/write direction. In addition, the X10SRW-F also features
a TCO timer which allows the system to recover from a software/hardware lock
and perform tasks, including Function Disable and Intruder Detect.
Intel C612 Express Chipset Features
Direct Media Interface (up 5 GT/s transfer, Full Duplex)
Dual NAND Interface
Intel I/O Virtualization (VT-d) Support
Intel Trusted Execution Technology Support
PCI Express 2.0 Interface (up to 5.0 GT/s)
SATA Controller (up to 6Gb/sec)
Advanced Host Controller Interface (AHCI)
Note: Both E5-2600v4 and E5-1600v4 require Revision 2.0 BIOS (or
higher).
1-10
Page 23
Chapter 1: Introduction

1-3 Special Features

Recovery from AC Power Loss
Basic I/O System (BIOS) provides a setting for you to determine how the system will
respond when AC power is lost and then restored to the system. You can choose
for the system to remain powered off, (in which case you must press the power
switch to turn it back on), or for it to automatically return to a power-on state. See
the Advanced BIOS Setup section to change this setting. The default setting is
Last State.

1-4 PC Health Monitoring

This section describes the PC health monitoring features of the board. All have
an onboard System Hardware Monitoring chip that supports PC health monitoring.
An onboard voltage monitor will scan these onboard voltages continuously: CPU
Vcore, 12V, 5V, 5VSB, 3.3V, 3.3VSB, Memory, PCH, BMC and Battery voltages.
Once a voltage becomes unstable, a warning is given, or an error message is sent
to the screen. The user can adjust the voltage thresholds to dene the sensitivity
of the voltage monitor.
Environmental Temperature Control
The thermal control sensor monitors the CPU temperature in real time and will turn
on the thermal control fan whenever the CPU temperature exceeds a user-dened
threshold. The overheat circuitry runs independently from the CPU. Once the ther-
mal sensor detects that the CPU temperature is too high, it will automatically turn
on the thermal fans to prevent the CPU from overheating. The onboard chassis
thermal circuitry can monitor the overall system temperature and alert the user when
the chassis temperature is too high.
Note: To avoid possible system overheating, please be sure to provide
adequate airow to your system.
System Resource Alert
This feature is available when the system is used with SuperDoctor® 5 in the
Windows OS environment or used with SuperDoctor II in Linux. SuperDoctor
is used to notify the user of certain system events. For example, you can also
congure SuperDoctor to provide you with warnings when the system temperature,
CPU temperatures, voltages and fan speeds go beyond predened thresholds.
1-11
Page 24
X10SRW-F User’s Manual

1-5 ACPI Features

ACPI stands for Advanced Conguration and Power Interface. The ACPI specica-
tion denes a exible and abstract hardware interface that provides a standard
way to integrate power management features throughout a PC system, including
its hardware, operating system and application software. This enables the system
to automatically turn on and off peripherals such as CD-ROMs, network cards, hard
disk drives and printers.
In addition to enabling operating system-directed power management, ACPI also
provides a generic system event mechanism for Plug and Play, and an operating
system-independent interface for conguration control. ACPI leverages the Plug and
Play BIOS data structures, while providing a processor architecture-independent
implementation that is compatible with Windows 7, Windows 8, and Windows 2008
Operating Systems.
Slow Blinking LED for Suspend-State Indicator
When the CPU goes into a suspend state, the chassis power LED will start to blink
to indicate that the CPU is in suspend mode. When the user presses any key, the
CPU will "wake up", and the LED will automatically stop blinking and remain on.

1-6 Power Supply

As with all computer products, a stable power source is necessary for proper and
reliable operation. It is even more important for processors that have high CPU
clock rates.
This motherboard accommodates 24-pin ATX power supplies. Although most
power supplies generally meet the specications required by the CPU, some are
inadequate. In addition, the 12V 8-pin power connector located at JPWR1 is also
required to ensure adequate power supply to the system.
Warning: To avoid damaging the power supply or motherboard, please use a power
supply that contains a 24-pin and an 8-pin power connectors. Be sure to connect the
24-pin (J24) and the 8-pin (JPWR1) power connectors on the motherboard to the
power supply. Failure in doing so will void the manufacturer warranty on your power
supply and motherboard.
It is strongly recommended that you use a high quality power supply that meets ATX
power supply Specication 2.02 or above. It must also be SSI compliant. (For more
information, please refer to the web site at http://www.ssiforum.org/). Additionally, in
areas where noisy power transmission is present, you may choose to install a line lter
to shield the computer from noise. It is recommended that you also install a power
surge protector to help avoid problems caused by power surges.
1-12
Page 25
Chapter 1: Introduction

1-7 Super I/O

The Super I/O supports two high-speed, 16550 compatible serial communication
ports (UARTs). Each UART includes a 16-byte send/receive FIFO, a programmable
baud rate generator, complete modem control capability and a processor interrupt
system. Both UARTs provide legacy speed with baud rate of up to 115.2 Kbps
as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which
support higher speed modems.
The Super I/O provides functions that comply with ACPI (Advanced Conguration
and Power Interface), which includes support of legacy and ACPI power manage-
ment through an SMI or SCI function pin. It also features auto power management
to reduce power consumption.
1-13
Page 26
X10SRW-F User’s Manual
Notes
1-14
Page 27
Chapter 2: Installation
Chapter 2
Installation

2-1 Standardized Warning Statements

The following statements are industry-standard warnings, provided to warn the user
of situations which have the potential for bodily injury. Should you have questions or
experience difculty, contact Supermicro's Technical Support department for assis-
tance. Only certied technicians should attempt to install or congure components.
Read this section in its entirety before installing or conguring components in the
Supermicro chassis.
Battery Handling
Warning!
There is a danger of explosion if the battery is replaced incorrectly. Replace the
battery only with the same or equivalent type recommended by the manufacturer.
Dispose of used batteries according to the manufacturer's instructions
電池の取り扱い
電池交換が正しく行われなかった場合、破裂の危険性があります。 交換する電池はメー カーが推奨する型、または同等のものを使用下さい。 使用済電池は製造元の指示に従
って処 分して下さい。
警告 电池更换不当会有爆炸危险。请只使用同类电池或制造商推荐的功能相当的电池更 换原有电池。请按制造商的说明处理废旧电池。
警告 電池更換不當會有爆炸危險。請使用製造商建議之相同或功能相當的電池更換原有 電池。請按照製造商的說明指示處理廢棄舊電池。
Warnung
Bei Einsetzen einer falschen Batterie besteht Explosionsgefahr. Ersetzen Sie die
Batterie nur durch den gleichen oder vom Hersteller empfohlenen Batterietyp.
Entsorgen Sie die benutzten Batterien nach den Anweisungen des Herstellers.
2-1
Page 28
X10SRW-F User’s Manual
Attention
Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer
que par une pile de type semblable ou équivalent, recommandée par le fabricant.
Jeter les piles usagées conformément aux instructions du fabricant.
¡Advertencia!
Existe peligro de explosión si la batería se reemplaza de manera incorrecta. Re-
emplazar la batería exclusivamente con el mismo tipo o el equivalente recomen-
dado por el fabricante. Desechar las baterías gastadas según las instrucciones
del fabricante.
!הרהזא
תנכס תמייקץוציפ .הניקת אל ךרדב הפלחוהו הדימב הללוסה לש ףילחהל שי
גוסב הללוסה תא מ םאותה תרבחלמומ ןרציתצ.
תוללוסה קוליס תושמושמה עצבל שי .ןרציה תוארוה יפל




경고!
배터리가 올바르게 교체되지 않으면 폭발의 위험이 있습니다. 기존 배터리와 동일 하거나 제조사에서 권장하는 동등한 종류의 배터리로만 교체해야 합니다. 제조사 의 안내에 따라 사용된 배터리를 처리하여 주십시오.
Waarschuwing
Er is ontplofngsgevaar indien de batterij verkeerd vervangen wordt. Vervang de
batterij slechts met hetzelfde of een equivalent type die door de fabrikant aan-
bevolen wordt. Gebruikte batterijen dienen overeenkomstig fabrieksvoorschriften
afgevoerd te worden.
2-2
Page 29
Chapter 2: Installation
Product Disposal
Warning!
Ultimate disposal of this product should be handled according to all national laws
and regulations.
製品の廃棄
この製品を廃棄処分する場合、国の関係する全ての法律・条例に従い処理する必要が
ありま す。
警告 本产品的废弃处理应根据所有国家的法律和规章进行。
警告 本產品的廢棄處理應根據所有國家的法律和規章進行。
Warnung
Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen
des Landes erfolgen.
¡Advertencia!
Al deshacerse por completo de este producto debe seguir todas las leyes y regla-
mentos nacionales.
Attention
La mise au rebut ou le recyclage de ce produit sont généralement soumis à des
lois et/ou directives de respect de l'environnement. Renseignez-vous auprès de
l'organisme compétent.
רצומה קוליס
!הרהזא
ו תויחנהל םאתהב תויהל בייח הז רצומ לש יפוס קוליס.הנידמה יקוח
2-3
Page 30
X10SRW-F User’s Manual
 
경고!
이 제품은 해당 국가의 관련 법규 및 규정에 따라 폐기되어야 합니다.
Waarschuwing
De uiteindelijke verwijdering van dit product dient te geschieden in overeenstemming
met alle nationale wetten en reglementen.

2-2 Static-Sensitive Devices

Electrostatic-Discharge (ESD) can damage electronic com ponents. To avoid dam-
aging your system board, it is important to handle it very carefully. The following
measures are generally sufcient to protect your equipment from ESD.
Precautions
• Use a grounded wrist strap designed to prevent static discharge.
• Touch a grounded metal object before removing the board from the antistatic
bag.
• Handle the board by its edges only; do not touch its components, peripheral
chips, memory modules or gold contacts.
• When handling chips or modules, avoid touching their pins.
• Put the motherboard and peripherals back into their antistatic bags when not in
use.
• For grounding purposes, make sure your computer chassis provides excellent
conductivity between the power supply, the case, the mounting fasteners and
the motherboard.
• Use only the correct type of onboard CMOS battery. Do not install the onboard
battery upside down to avoid possible explosion.
Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage. When
unpacking the board, make sure that the person handling it is static protected.
2-4
Page 31
Chapter 2: Installation

2-3 Motherboard Installation

All motherboards have standard mounting holes to t different types of chassis.
Make sure that the locations of all the mounting holes for both motherboard and
chassis match. Although a chassis may have both plastic and metal mounting fas-
teners, metal ones are highly recommended because they ground the motherboard
to the chassis. Make sure that the metal standoffs click in or are screwed in tightly.
Then use a screwdriver to secure the motherboard onto the motherboard tray.
Tools Needed
Philips Screwdriver
(1)
Philips Screws (7)
Standoffs (7)
Only if Needed
Location of Mounting Holes
UID
LE1
SATA4
JP4
MAC CODE
BAR CODE
IPMI CODE
I-SATA1
I-SATA0
JSD2
FAN7
JUIDB1
SXB1_1
SXB1_2
SXB1_3
I-SATA3
I-SATA2
JSD1
SATA5
JL1
FAN5
FAN6
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:BIOS RECOVERY
1-2:NORMAL
DM1
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBR1
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LGA2011-3
FAN3
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN2
Caution: 1) To avoid damaging the motherboard and its components, please do
not use a force greater than 8 lb/inch on each mounting screw during motherboard
installation. 2) Some components are very close to the mounting holes. Please take
precautionary measures to avoid damaging these components when installing the
motherboard to the chassis.
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
USB6/7
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
JPWR1
J24
FAN1
2-5
Page 32
X10SRW-F User’s Manual
Installing the Motherboard
1. Install the I/O shield into the back of the chassis.
2. Locate the mounting holes on the motherboard. (See the previous page.)
3. Locate the matching mounting holes on the chassis. Align the mounting holes
on the motherboard against the mounting holes on the chassis.
4. Install standoffs in the chassis as needed.
5. Install the motherboard into the chassis carefully to avoid damaging other
motherboard components.
6. Using the Phillips screwdriver, insert a Phillips head #6 screw into a mounting
hole on the motherboard and its matching mounting hole on the chassis.
7. Repeat Step 5 to insert #6 screws into all mounting holes.
8. Make sure that the motherboard is securely placed in the chassis.
Note: Images displayed are for illustration only. Your chassis or compo-
nents might look different from those shown in this manual.
2-6
Page 33
Chapter 2: Installation

2-4 Processor and Heatsink Installation

Warning: When handling the processor package, avoid placing direct pressure on the
label area of the fan.
Notes:
Always connect the power cord last, and always remove it before adding, re-
moving or changing any hardware components. Make sure that you install the
processor into the CPU socket before you install the CPU heatsink.
If you buy a CPU separately, make sure that you use an Intel-certied multi-
directional heatsink only.
Make sure to install the system board into the chassis before you install the
CPU heatsink.
When receiving a server board without a processor pre-installed, make sure that
the plastic CPU socket cap is in place and none of the socket pins are bent;
otherwise, contact your retailer immediately.
Refer to the Supermicro website for updates on CPU support.

Installing the LGA2011 Processor

1. There are two load levers on the LGA2011 socket. To open the socket cover,
rst press and release the load lever labeled 'Open 1st'.
1
OPEN 1st
Press down
on
labeled 'Open 1st'.
2
OPEN 1st
Load Lever
2-7
Page 34
X10SRW-F User’s Manual
2. Press the second load lever labeled 'Close 1st' to release the load plate that
covers the CPU socket from its locking position.
1
3. With the 'Close 1st' lever fully retracted, gently push down on the 'Open 1st'
lever to open the load plate. Lift the load plate to open it completely.
Press down on
Lever 'Close 1st'
OPEN 1st
1
OPEN 1st
Load
Gently push down to pop the load plate open.
Pull lever away from
2
the socket
OPEN 1st
2
2-8
Page 35
Chapter 2: Installation
4. Using your thumb and the index nger, loosen the CPU lever and open the
load plate.
5. Use your thumb and index nger to hold the CPU on its edges. Align the CPU
keys, which are semi-circle cutouts, against the socket keys.
Socket Keys
CPU Keys
6. Once they are aligned, carefully lower the CPU straight down into the socket.
(Do not drop the CPU on the socket. Do not move the CPU horizontally or
vertically. Do not rub the CPU against the surface or against any pins of the
socket to avoid damaging the CPU or the socket.)
Warning: You can only install the
CPU inside the socket in one direc-
tion. Make sure that it is properly
inserted into the CPU socket before
closing the load plate. If it doesn't
close properly, do not force it as it
may damage your CPU. Instead,
open the load plate again and dou-
ble-check that the CPU is aligned
properly.
2-9
Page 36
X10SRW-F User’s Manual
7. With the CPU inside the socket, inspect the four corners of the CPU to make
sure that the CPU is properly installed.
8. Close the load plate with the CPU inside the socket. Lock the lever labelled
'Close 1st' rst, then lock the lever labelled 'Open 1st' second. Using your
thumb gently push the load levers down to the lever locks.
Gently close
1 2
the load plate.
3
Lever Lock
OPEN 1st
Push down and
lock the lever
labelled 'Open
1st'.
Push down and lock the lever labelled 'Close 1st'.
OPEN 1st
4
OPEN 1st
2-10
Lever Lock
Page 37
Chapter 2: Installation

Installing a Passive CPU Heatsink

1. Do not apply any thermal grease to the heatsink or the CPU die -- the re-
quired amount has already been applied.
2. Place the heatsink on top of the CPU so that the four mounting holes are
aligned with those on the Motherboard's and the Heatsink Bracket under-
neath.
3. Screw in two diagonal screws (i.e., the #1 and the #2 screws) until just snug
(-do not over-tighten the screws to avoid possible damage to the CPU.)
4. Finish the installation by fully tightening all four screws.
Screw#1
Motherboard
Note: For optimized airow, please follow your chassis airow direction
to install the correct CPU heatsink direction. Graphic drawings included
in this manual are for reference only. They might look different from the
components installed in your system
Screw#2
OPEN 1st
Mounting Holes
2-11
Page 38
X10SRW-F User’s Manual

Removing the Heatsink

Warning: We do not recommend that the CPU or the heatsink be removed. However,
if you do need to uninstall the heatsink, please follow the instructions below to prevent
damage to the CPU or the CPU socket.
1. Unscrew the heatsink screws from the motherboard in the sequence as
shown in the illustration below.
2. Gently wriggle the heatsink to loosen it from the CPU. (Do not use excessive
force when wriggling the heatsink!)
3. Once the heatsink is loosened, remove the heatsink from the CPU socket.
4. Remove the used thermal grease and clean the surface of the CPU and the
heatsink. Reapply the proper amount of thermal grease on the surface before
reinstalling the heatsink.
Loosen screws in sequence as shown.
Screw#4
Screw#1
Motherboard
Screw#2
Screw#3
2-12
Page 39
FAN1
T-SGPIO3
USB6/7

2-5 Installing DDR4 Memory

Note: Check the Supermicro website for recommended memory mod-
ules.
CAUTION
Exercise extreme care when installing or removing DIMM
modules to prevent any possible damage.
Chapter 2: Installation

DIMM Installation

1. Insert the desired number of DIMMs
into the memory slots, starting with
DIMMA1 (Channel A, Slot 1, see
the next page for the location). For
the system to work properly, please
use the memory modules of the
same type and speed in the same
motherboard.
2. Push the release tabs outwards on
both ends of the DIMM slot to unlock
it.
3. Align the key of the DIMM mod-
ule with the receptive point on the
memory slot.
4. Align the notches on both ends of
the module against the receptive
points on the ends of the slot.
5. Use two thumbs together to press
the notches on both ends of the
module straight down into the slot
until the module snaps into place.
6. Press the release tabs to the lock
positions to secure the DIMM module
into the slot.
UID
LE1
JUIDB1
VGA
DM1
BIOS
MAC CODE
LICENSE
JBRSET1
SXB1_1
SXB2
BAR CODE
2-3:DISABLE
LAN1 1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
IPMI CODE
JSD2
SATA4
JP4
JPME2
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
DIMMC1
DIMMC2
JL1
FAN5
FAN6
FAN7
FAN4
USB0/1(3.0)
LAN2
LAN1
LEDM1
JPG1
JPF1
JPG1:VGA
JWD1
JBR1
DIMMD1
DIMMD2
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
JBT1
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
LGA2011-3
1
FAN3
Notches
Release Tabs
Press both notches
straight down into the
memory slot.
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
USB2/3 IPMI_LAN
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
DM2
USB4/5
J30
BT1
111
SP1
JPF2
JPF1
USB8(3.0)
J23
INTRUSIONJL1:
DIMMB2
DIMMB1
DIMMA2
JVR1
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1: SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
JPWR1
J24
DIMMA1
FAN2
2-13
Page 40
X10SRW-F User’s Manual

Removing Memory Modules

Reverse the steps above to remove the DIMM modules from the motherboard.

Memory Support

DIMMB2 DIMMB1 DIMMA2
DIMMA1
Edge of the motherboard
1
1
DIMMD2 DIMMD1 DIMMC2 DIMMC1
The X10SRW-F supports eight ECC DDR4 RDIMM/LRDIMM/UDIMM at 2400 MHz
(max.) memory (1 DPC) up to 256GB RDIMM, 512GB LRDIMM, or 64GB UDIMM.
Populating these DIMM modules with a pair of memory modules of the same
type and same size will result in interleaved memory, which will improve memory
performance. Please refer to the tables on the next page.
2-14
Page 41
Chapter 2: Installation
Ranks Per
and
Speed (MT/s); Voltage
(DPC)
LRDIMM
3DS
Ranks Per
and
Speed (MT/s); Voltage (V);
Channel (DPC)

Memory Population Guidelines

Please follow the tables below when populating the X10SRW-F.
Populating RDIMM/LRDIMM DDR4 Memory Modules for the E5­2600v3-based Motherboard
(V);
Slot Per Channel (SPC)
DIMM Capacity
DIMM
Type
Data
Width
RDIMM SRx4 8GB 16GB
RDIMM SRx8 4GB 8GB
RDIMM DRx8 8GB 16GB
RDIMM DRx4 16GB 32GB
LRDIMM QRx4 32GB 64GB
8Rx4 64GB 128GB
(GB)
4Gb 8Gb
Populating RDIMM/LRDIMM DDR4 Memory Modules for the E5­2600v4-based Motherboard
and DIMM Per Channel
1 Slot Per
Channel
1DPC 1DPC 2DPC
1.2V 1.2V 1.2V
2133 2133 1866
2133 2133 1866
2133 2133 1866
2133 2133 1866
2133 2133 2133
2133 2133 2133
2 Slots Per Channel
Slot Per Channel (SPC) and DIMM Per
DIMM Capacity
DIMM
Type
Data
Width
RDIMM SRx4 8GB 16GB
RDIMM SRx8 4GB 8GB
RDIMM DRx8 8GB 16GB
RDIMM DRx4 16GB 32GB
LRDIMM QRx4 32GB 64GB
LRDIMM
8Rx4 64GB 128GB
3DS
(GB)
4Gb 8Gb
1 Slot Per
Channel
1DPC 1DPC 2DPC
1.2V 1.2V 1.2V
2400 2400 2133
2400 2400 2133
2400 2400 2133
2400 2400 2133
2400 2400 2400
2400 2400 2400
2 Slots Per Channel
2-15
Page 42
X10SRW-F User’s Manual
Notes:
Be sure to use memory modules of the same type, speed, and frequency
on the same motherboard. Mixing of memory modules of different types
and speeds is not allowed.
Due to memory allocation to system devices, the amount of memory that
remains available for operational use will be reduced when 4 GB of RAM
is used. The reduction in memory availability is disproportional. See the
following table for details.
Possible System Memory Allocation & Availability
System Device Size Physical Memory
Firmware Hub ash memory (System BIOS) 1 MB 3.99
Local APIC 4 KB 3.99
Area Reserved for the chipset 2 MB 3.99
I/O APIC (4 Kbytes) 4 KB 3.99
PCI Enumeration Area 1 256 MB 3.76
PCI Express (256 MB) 256 MB 3.51
PCI Enumeration Area 2 (if needed) -Aligned on 256-MB boundary-
VGA Memory 16 MB 2.85
TSEG 1 MB 2.84
Memory available to OS and other applications 2.84
512 MB 3.01
Remaining (-Available)
(4 GB Total System
Memory)
2-16
Page 43
Chapter 2: Installation
USB6/7
F

2-6 Connectors/IO Ports

The I/O ports are color coded in conformance with the industry standards. See the
gure below for the colors and locations of the various I/O ports.

Backplane I/O Panel

SATA4
JP4
MAC CODE
BAR CODE
IPMI CODE
I-SATA1
I-SATA0
JSD2
FAN7
UID
LE1
JUIDB1
VGA
BIOS LICENSE
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
LAN2 2-3:DISABLE 1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
SXB1_2
SXB1_3
I-SATA3
I-SATA2
JSD1
SATA5
JL1
FAN5
FAN6
DM1
JBRSET1
JPL2
JPL3
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
1-2:NORMAL
JBT1
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LGA2011-3
FAN3
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2: I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN2
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
JPWR1
J24
FAN1
B
E
A
C
G H
I
J
D
Backplane I/O Panel
A. COM1 F. USB Port 4 (3.0)
B. IPMI LAN G. LAN1
C. USB Port 0 (2.0) H. LAN2
D. USB Port 1 (2.0) I. VGA Port
E. USB Port 3 (3.0) J. UID Switch
2-17
Page 44
X10SRW-F User’s Manual
T-SGPIO3
USB6/7
USB4/5
F
Universal Serial Bus (USB)
Four Universal Serial Bus ports (USB 3.0 ports 0/1 and USB 2.0 ports 2/3) are
located on the I/O back panel. In addition, three USB 2.0 headers (USB 4/5, 6/7,
9/10), and two USB 3.0 headers (USB 8 (Type A), USB 11/12) are also located on
the motherboard to provide USB 3.0 support using USB cables (not included). See
the tables below for pin denitions.
Front Panel USB (2.0) 2/3
Pin Denitions
Pin # Denition Pin # Denition
1 +5V 2 +5V
3 USB_PN2 4 USB_PN3
5 USB_PP2 6 USB_PP3
7 Ground 8 Ground
9 Key 10 Ground
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JUIDB1
SXB1_1
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
DM1
LAN2
LAN1
LEDM1
JPG1
JBT1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
JPG1:VGA 1-2:ENABLE 2-3:DISABLE
CPU
JPME2
JWD1
JBR1
JWD:Watch Dog
1-2:RST
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
A
USB0/1(3.0)
2-3:DISABLE
1-2:ENABLE
I2C BUS FOR PCI-E SLOT
B
USB2/3
IPMI_LAN
JPL1
DM2
BT1
JPF1 ON:POWER FORCE ON
JI2C1/2:
INTRUSIONJL1:
CHASSIS
USB9/10
JOH1
A. Backpanel USB 3.0 #0/1
B. Backpanel USB 2.0 #2/3
C. Front Panel USB 2.0 #4/5
D. Front Panel USB 2.0 #6/7
E. Front Panel USB 3.0 #8 (Type A)
F. Front Panel USB 2.0 #9/10
G. Front Panel USB 3.0 #11/12
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
J30
C
111
SP1
JPF2
JPF1
USB8(3.0)
D
J23
1
E
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
G
LE2
JF1
JPI2C1
JSTBY1
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN5
FAN6
FAN7
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
JPWR1
J24
FAN2
FAN1
2-18
Page 45
Chapter 2: Installation
T-SGPIO3
USB6/7
SATA4
Ethernet Ports
Two Gigabit Ethernet ports (LAN1/LAN2)
and an IPMI_LAN port are located on
the I/O Backpanel to provide network
connections. These ports accept RJ45
type cables.
Note: Please refer to the LED
Indicator Section for LAN LED
information.
Serial Ports (COM1/COM2)
Serial port COM1 is located next to USB
0/1 on the I/O backplane. Another Serial
port header (COM2) is located next to
IPMI_LAN on the motherboard. See the
table on the right for pin denitions.
D
C
A
USB0/1(3.0)
LAN1
USB2/3
IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT 2-3:DISABLE 1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
JIPMB1
COM1
IPMI
COM2
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
MAC CODE
BAR CODE
IPMI CODE
JSD2
B
UID
LE1
JUIDB1
VGA
BIOS LICENSE
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:BIOS RECOVERY
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
DM1
LAN2
JBRSET1
JPL2
JPL3
2-3:NMI
JWD:Watch Dog
1-2:RST
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LEDM1
JPME2
JWD1
JBR1
JBT1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LAN Ports
Pin Denition
Pin# Denition
1 SGND 9 TD0+
2 TD0+ 10 TD0-
3 TD3+ 11 Link 1000 LED
4 TD3- 12 Link 1000 LED
(Green, +3V3SB
(Yellow, +3V3SB)
5 TD2+ 13 Act LED
6 TD2- 14
7 TD1+ 15 SGND
8 TD1- 16 SGND
(NC: No Connection)
Serial Ports
Pin Denitions
Pin # Denition Pin # Denition
1 DCD 6 DSR
2 RXD 7 RTS
3 TXD 8 CTS
4 DTR 9 RI
5 SGND 10 SGND
123
4
JF1
ON
E
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
1
A. LAN1
B. LAN2
C. IPIMI_LAN
D. COM1
E. COM2
LGA2011-3
1
JL1
JP4
FAN5
FAN6
FAN7
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN3
JPWR1
J24
FAN2
FAN1
2-19
Page 46
X10SRW-F User’s Manual
T-SGPIO3
USB6/7
USB4/5
Unit Identier Switch/UID LED Indicator
A Unit Identier (UID) switch and an LED
Indicator are located on the motherboard.
The UID switch is located next to the VGA
port on the backplane. The UID LED (LE1)
is located next to the UID switch. When you
press the UID switch, the UID LED will be
turned on. Press the UID switch again to
turn off the LED indicator. The UID Indicator
provides easy identication of a system unit
that may be in need of service.
Note: UID can also be triggered
via IPMI on the motherboard. For
more information on IPMI, please
refer to the IPMI User's Guide
posted on our website @ http://
www.supermicro.com.
VGA Port
The onboard VGA port is located next to
LAN Ports 1/2 on the I/O backpanel. Use
the connection for VGA display.
B
A
UID
LE1
JUIDB1
VGA
DM1
BIOS LICENSE
JBRSET1
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2 2-3:DISABLE 1-2:ENABLE
JPME2
JWD1
JBR1
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
SXB1_2
SXB1_3
I-SATA3
I-SATA2
SATA5
USB0/1(3.0)
LAN2
LAN1
USB2/3 IPMI_LAN
LEDM1
JBT1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
SATA4
C
MAC CODE
BAR CODE
IPMI CODE
JSD2
I-SATA1
I-SATA0
JSD1
UID Switch
Pin# Denition
1 Ground
2 Ground
3 Button In
4 Button In
UID LED
Status
Color/State Status
Blue: On Unit Identied
A. VGA
B. UID Switch
C. UID LED
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN6
FAN7
DIMMC2
FAN5
FAN4
DIMMB2
DIMMB1
JVR1
FAN3
JPWR1
J24
DIMMA2
DIMMA1
FAN2
FAN1
2-20
Page 47
Chapter 2: Installation
FAN1
1920

Front Control Panel

JF1 contains header pins for various buttons and indicators that are normally located
on a control panel at the front of the chassis. These connectors are designed spe-
cically for use with Supermicro chassis. See the gure below for the descriptions
of the front control panel buttons and LED indicators. Refer to the following section
for descriptions and pin denitions.
OH/Fan Fail LED
UID
LE1
JUIDB1
BIOS
MAC CODE
LICENSE
JBRSET1
SXB1_1
SXB2
BAR CODE
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2 2-3:DISABLE 1-2:ENABLE
IPMI CODE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA1
S-SATA0
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
JSD2
SATA5
SATA4
JL1
JP4
FAN5
FAN6
FAN7
Ground
Power LED
HDD LED
NIC1 LED
NIC2 LED
PWR Fail LED
Ground
Ground
VGA
DM1
LAN2
LAN1
LEDM1
JPG1
JPME2
S-SATA3
S-SATA2
JPG1:VGA
JWD1
JBR1
1-2:ENABLE 2-3:DISABLE
JBT1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
LGA2011-3
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
FAN3
JF1 Header Pins
X
2
1
USB0/1(3.0)
2-3:DISABLE
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
1
JPF1
ON:POWER FORCE ON JI2C1/2: I2C BUS FOR PCI-E SLOT
1-2:ENABLE
CHASSIS
DIMMB2
DIMMB1
Reset
PWR
COM1
USB2/3 IPMI_LAN
JPL1
JI2C1
DM2
J30
BT1
JPF2
JPF1
INTRUSIONJL1:
USB9/10
JD1
JOH1
DIMMA2
DIMMA1
JVR1
FAN2
NMI
X
P3V3
UID SW
P3V3_STB
P3V3_STB
UID LED
P3V3
Reset Button
Power Button
JIPMB1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
111
USB6/7
SP1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
LE2
JF1
JPI2C1
JSTBY1
JPWR1
J24
2-21
Page 48
X10SRW-F User’s Manual
1
2
1920
Front Control Panel Pin Denitions
NMI Button
The non-maskable interrupt button
header is located on pins 19 and 20
of JF1. Refer to the table on the right
for pin denitions.
NMI Button
Pin Denitions (JF1)
Pin# Denition
19 Control
20 Ground
Power LED
The Power LED connection is located
on pins 15 and 16 of JF1. Refer to the
table on the right for pin denitions.
UID
LE1
SATA4
MAC CODE
BAR CODE
IPMI CODE
I-SATA1
I-SATA0
JSD2
JP4
FAN7
JUIDB1
VGA
BIOS LICENSE
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:BIOS RECOVERY
SXB1_2
SXB1_3
I-SATA3
I-SATA2
JSD1
SATA5
DM1
JBRSET1
JPL2
JPL3
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBT1
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
JPG1
JPG1:VGA 1-2:ENABLE
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
FAN6
DIMMC2
FAN5
FAN4
FAN3
COM1
COM2
USB2/3 IPMI_LAN
JPL1
JI2C1
DM2
J30
BT1
JPF1
ON:POWER FORCE ON JI2C1/2: I2C BUS FOR PCI-E SLOT
JPF2
JPF1
INTRUSIONJL1:
CHASSIS
USB9/10
SPEAKER-PIN 4-7
JD1
JOH1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN2
Power LED
Pin Denitions (JF1)
Pin# Denition
15 3.3V
16 PWR LED
JIPMB1
123
IPMI
4
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
111
USB6/7
SP1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1: PWR LED-PIN 1-3
LE2
JF1
JPI2C1
JSTBY1
JPWR1
J24
FAN1
A. NMI
B. PWR LED
Ground
Power LED
B
HDD LED
NIC1 LED
NIC2 LED
OH/Fan Fail LED
PWR Fail LED
X
Ground
Ground
NMI
X
P3V3
UID SW
P3V3_STB
P3V3_STB
UID LED
P3V3
Reset
PWR
A
Reset Button
Power Button
2-22
Page 49
Chapter 2: Installation
T-SGPIO3
USB6/7
SATA4
1
2
1920
HDD LED
The HDD LED connection is located
on pins 13 and 14 of JF1. Attach a
cable here to indicate HDD activ-
ity. See the table on the right for pin
HDD LED
Pin Denitions (JF1)
Pin# Denition
13 P3V3_STB
14 HD Active
denitions.
NIC1/NIC2 LEDs
The NIC (Network Interface Control-
ler) LED connection for GLAN Port 1
is located on pins 11 and 12 of JF1,
and the LED connection for GLAN
Port 2 is on pins 9 and 10. Attach the
NIC LED cables to the LED indicators
mentioned above to display network
GLAN1/2 LED
Pin Denitions (JF1)
Pin# Denition
9 P3V3_STB
10 NIC 2 Link/Acitivty
LED
11 P3V3_STB
12 NIC 1 Link/Acitivty
LED
activity. Refer to the layout below for
the locations of NIC LED indicators.
UID
LE1
JUIDB1
VGA
BIOS
MAC CODE
LICENSE
SXB1_1
SXB2
BAR CODE
2-3:DISABLE
LAN1
1-2:ENABLE
LAN2
2-3:DISABLE
1-2:ENABLE
IPMI CODE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:BIOS RECOVERY
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
JSD2
SATA5
JL1
JP4
FAN5
FAN6
FAN7
DM1
JBRSET1
JPL2
JPL3
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBT1
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LGA2011-3
FAN3
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT 2-3:DISABLE 1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN2
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
JPWR1
J24
FAN1
A. HDD LED
B. NIC1 LED
C. NIC2 LED
Ground
Power LED
HDD LED
A
NIC1 LED
B
NIC2 LED
C
OH/Fan Fail LED
PWR Fail LED
Ground
Ground
NMI
X
X
P3V3
UID SW
P3V3_STB
P3V3_STB
UID LED
P3V3
Reset
Reset Button
Power Button
PWR
2-23
Page 50
X10SRW-F User’s Manual
1
2
1920
FAN1
T-SGPIO3
USB6/7
USB4/5
Overheat (OH)/Fan Fail/PWR Fail/ UID LED
Connect an LED cable to pins 7 and
8 of Front Control Panel to use the
Overheat, Fan Fail, and Power Fail
connections. Refer to the table on the
right for pin denitions.
Power Fail LED
The Power Fail LED connection is
located on pins 5 and 6 of JF1. Re-
fer to the table on the right for pin
denitions.
UID
LE1
SATA4
JP4
MAC CODE
BAR CODE
IPMI CODE
I-SATA1
I-SATA0
JSD2
JUIDB1
VGA
BIOS LICENSE
SXB1_1
SXB2
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
SXB1_2
SXB1_3
I-SATA3
I-SATA2
JSD1
SATA5
JL1
FAN5
FAN6
FAN7
DM1
JBRSET1
LAN1
JPL2
JPL3
LAN2
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
JBT1
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LGA2011-3
FAN3
USB0/1(3.0)
LAN1
JPG1
JPG1:VGA 1-2:ENABLE
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
1
COM1
COM2
USB2/3 IPMI_LAN
JPL1
JI2C2 J29
JI2C1
DM2
J30
BT1
JPF1
ON:POWER FORCE ON
JI2C1/2:
I2C BUS FOR PCI-E SLOT
111
JPF2
JPF1
J23
INTRUSIONJL1:
CHASSIS
USB9/10
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
JOH1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN2
OH/Fan Fail/ PWR Fail/Blue_UID
LED Pin Denitions (JF1)
Pin# Denition
7 P5V_STB
8 Red_LED-Cathode/OH/Fan Fail/
Power Fail
OH/Fan Fail/PWR Fail
LED Status (Red LED)
State Denition
Off Normal
On Overheat
Flashing 1 Hz
Flashing 1/4 Hz
Pin Denitions (JF1)
Fan Fail
Redundant Power Supply Fail
PWR Fail LED
Pin# Denition
5 3.3V
6 PWR LED Status
JIPMB1
123
IPMI
4
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JTPM1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
SP1
USB8(3.0)
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
LE2
JF1
JPI2C1
JSTBY1
JPWR1
J24
A.OH/Fan Fail/PWR Fail/UID LED
B. PWR Fail LED
A
OH/Fan Fail LED
PWR Fail LED
B
Ground
X
Power LED
HDD LED
NIC1 LED
NIC2 LED
Ground
Ground
NMI
X
P3V3
UID SW
P3V3_STB
P3V3_STB
UID LED
P3V3
Reset
PWR
Reset Button
Power Button
2-24
Page 51
Chapter 2: Installation
1920
T-SGPIO3
USB6/7
USB4/5
SATA4
Reset Button
The Reset Button connection is located
on pins 3 and 4 of JF1. Attach it to a
hardware reset switch on the computer
case. Refer to the table on the right for
Reset Button
Pin Denitions (JF1)
Pin# Denition
3 Reset
4 Ground
pin denitions.
Power Button
The Power Button connection is located
on pins 1 and 2 of JF1. Momentarily
contacting both pins will power on/off
the system. This button can also be con-
Power Button
Pin Denitions (JF1)
Pin# Denition
1 Signal
2 Ground
gured to function as a suspend button
(with a setting in the BIOS - See Chapter
4). To turn off the power when the system
is in suspend mode, press the button for
4 seconds or longer. Refer to the table on
the right for pin denitions.
UID
LE1
JUIDB1
VGA
BIOS
MAC CODE
LICENSE
SXB1_1
SXB2
BAR CODE
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
1-2:ENABLE
IPMI CODE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
JSD2
SATA5
JL1
JP4
FAN5
FAN6
FAN7
DM1
JBRSET1
LAN1
JPL2
JPL3
LAN2
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
JBT1
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LGA2011-3
FAN3
USB0/1(3.0)
LAN1
USB2/3
IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN2
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
Power LED
HDD LED
NIC1 LED
NIC2 LED
OH/Fan Fail LED
PWR Fail LED
JPWR1
J24
FAN1
Ground
X
Ground
Ground
A. Reset Button
B. PWR Button
NMI
X
P3V3
UID SW
P3V3_STB
P3V3_STB
UID LED
P3V3
Reset
Reset Button
Power Button
PWR
2
1
A
B
2-25
Page 52
X10SRW-F User’s Manual
FAN1

2-7 Connecting Cables

This section provides brief descriptions and pin-out denitions for onboard headers
and connectors. Be sure to use the correct cable for each header or connector.
For information on Backpanel USB and Front Panel USB ports, refer to page 2-17.

ATX Main PWR & CPU PWR Connectors (J24 & JPWR1)

The 24-pin main power connector
(J24) is used to provide power to the
motherboard. The 8-pin CPU PWR
connector (JPWR1) is also required
for the processor. These power
connectors meet the SSI EPS 12V
specication. See the table on the
right for pin denitions.
24-Pin Main PWR
UID
LE1
IPMI CODE
JSD2
SATA4
MAC CODE
BAR CODE
I-SATA1
I-SATA0
JUIDB1
VGA
DM1
BIOS LICENSE
JBRSET1
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
JPME2
JWD1
JBR1
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
JWD:Watch Dog
1-2:RST
JBT1
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
SXB1_2
SXB1_3
I-SATA3
I-SATA2
JSD1
SATA5
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
JPG1
JPG1:VGA 1-2:ENABLE 2-3:DISABLE
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
COM1
IPMI
COM2
USB2/3 IPMI_LAN
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
DM2
J30
BT1
JPF1 ON:POWER FORCE ON
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
111
SP1
JPF2
JPF1
USB8(3.0)
J23
INTRUSIONJL1:
CHASSIS
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
ATX Power 24-pin Connector
Pin Denitions (JPW1)
Pin# Denition Pin # Denition
13 +3.3V 1 +3.3V
14 -12V 2 +3.3V
15 GND 3 GND
16 PS_ON 4 +5V
17 GND 5 GND
18 GND 6 +5V
19 GND 7 GND
20 Res (NC) 8 PWR_OK
21 +5V 9 5VSB
22 +5V 10 +12V
23 +5V 11 +12V
24 GND 12 +3.3V
12V 8-pin Power Connec-
tor Pin Denitions
JIPMB1
123
4
JF1
ON
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
USB6/7
T-SGPIO3
1
Pins Denition
1 through 4 Ground
5 through 8 +12V
(Required)
A. 24-Pin ATX Main PWR
B. 8-Pin PWR
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN6
FAN7
DIMMC2
FAN5
FAN4
DIMMB2
DIMMB1
DIMMA2
JVR1
FAN3
JPWR1
B
J24
DIMMA1
A
FAN2
2-26
Page 53
Chapter 2: Installation
F
Fan Headers (Fan 1-2, Fan 4-7)
The X10SRW-F has six fan headers (Fan 1-2,
Fan 4-7). These fans are 4-pin fan headers.
Although pins 1-3 of the onboard fan headers
are backward compatible with the traditional
3-pin fans, we recommend that you use 4-pin
fans to take advantage of the fan speed control
via IPMI interface. This allows the fan speeds
to be automatically adjusted based on the moth-
erboard temperature. Refer to the table on the
right for pin denitions.
Chassis Intrusion (JL1)
A Chassis Intrusion header is located at JL1 on
the motherboard. Attach the appropriate cable
from the chassis to inform you of a chassis intru-
sion when the chassis is opened.
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
USB6/7
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
UID
LE1
JUIDB1
SXB1_1
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
DM1
JPME2
JWD1
JBR1
JWD:Watch Dog
1-2:RST
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
USB2/3
IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
Fan Header
Pin Denitions
Pin# Denition
1 Ground (Black)
2 2.5A/+12V
(Red)
3 Tachometer
4 PWM_Control
Chassis Intrusion
Pin Denitions (JL1)
Pin# Denition
1 Intrusion Input
2 Ground
A. Fan 1
B. Fan 2
C. Fan 4
D. Fan 5
E. Fan 6
F. Fan 7
G. Chassis Intrusion
LGA2011-3
1
G
JL1
JP4
FAN5
FAN6
FAN7
E
D
DIMMD1
DIMMD2
DIMMC1
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
C
JPWR1
J24
FAN2
FAN1
B
A
2-27
Page 54
X10SRW-F User’s Manual
T-SGPIO3
USB6/7
Internal Speaker/Buzzer (SP1)
The Internal Speaker/Buzzer (SP1) is
used to provide audible indications for
various beep codes. See the table on
the right for pin denitions.
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
I-SATA1
I-SATA0
JSD2
SATA4
JUIDB1
BIOS LICENSE
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
SXB1_2
SXB1_3
I-SATA3
I-SATA2
JSD1
SATA5
JBRSET1
JPL2
JPL3
2-3:BIOS RECOVERY
1-2:NORMAL
VGA
DM1
LAN1
JPG1
JPG1:VGA 1-2:ENABLE 2-3:DISABLE
X10SRW-F
REV: 1.01
DESIGNED IN USA
CPU
USB0/1(3.0)
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
2-3:DISABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
1-2:ENABLE
JPF1 ON:POWER FORCE ON
CHASSIS
LAN2
LEDM1
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
JBT1
1
Internal Buzzer
Pin Denition
Pin# Denitions
Pin 1 Pos. (+) Beep In
Pin 2 Neg. (-) Alarm
JIPMB1
COM1
123
IPMI
4
COM2
JF1
USB2/3 IPMI_LAN
JPL1
DM2
BT1
A
INTRUSIONJL1:
USB9/10
JOH1
ON
JPL1/LAN
1-2:ENABLE
2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JF1
JPI2C1
JSTBY1
Speaker
A. Internal Buzzer
LGA2011-3
DIMMD1
DIMMD2
DIMMC1
DIMMC2
JL1
JP4
FAN5
FAN6
FAN7
FAN4
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN3
FAN2
JPWR1
J24
FAN1
2-28
Page 55
Chapter 2: Installation
T-SGPIO3
USB6/7
DOM PWR Connector (JSD1)
The Disk-On-Module (DOM) power
connectors, located at JSD1 and
JSD2, provide 5V power to a solid
state DOM storage device connected
to one of the SATA ports. See the table
on the right for pin denitions.
Standby Power
The Standby Power header is located
at JSTBY1 on the motherboard. See
the layout below for the location.
UID
LE1
JUIDB1
MAC CODE
SXB1_1
BAR CODE
IPMI CODE
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
JSD2
B
SATA5
SATA4
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
DM1
JPME2
JWD1
JBR1
JWD:Watch Dog
1-2:RST
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
A
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
JPG1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
DOM PWR
Pin Denitions
Pin# Denition
1 5V
2 Ground
3 Ground
Standby Power
Pin Denitions
Pin# Denition
1 +5V Standby
2 Ground
3 No Connection
JIPMB1
COM1
123
IPMI
4
COM2
JF1
USB2/3 IPMI_LAN
DM2
BT1
INTRUSIONJL1:
ON
JPL1/LAN
1-2:ENABLE
2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
C
A. DOM PWR 1
B. DOM PWR 2
C. Standby PWR
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN5
FAN6
FAN7
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
JPWR1
J24
FAN2
FAN1
2-29
Page 56
X10SRW-F User’s Manual
T-SGPIO 1/2/3 Headers
Three Serial-Link General Purpose Input/
Output headers (T-SGPIO 1/2/3) are
located on the motherboard. T-SGPIO
1/2/3 support onboard SATA interface.
See the table on the right for pin deni-
tions.
Power SMB (I2C) Connector
Power System Management Bus (I2C)
Connector (JPI2C1) monitors power sup-
ply, fan and system temperatures. See
the table on the right for pin denitions.
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JUIDB1
SXB1_1
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
DM1
JPME2
JWD1
JBR1
JWD:Watch Dog
1-2:RST
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
JPG1
JPG1:VGA 1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
COM1
USB2/3 IPMI_LAN
JPL1
JI2C1
DM2
J30
BT1
JPF1 ON:POWER FORCE ON
JPF2
JPF1
INTRUSIONJL1:
CHASSIS
USB9/10
JD1
JOH1
T-SGPIO/6-SGPIO
Pin Denitions
Pin# Denition Pin# Denition
2 NC 1 NC
4 Data 3 Ground
6 Ground 5 Load
8 NC 7 Clock
Note: NC= No Connection
Pin# Denition
1 Clock
2 Data
3 PWR Fail
4 Ground
5 +3.3V
JIPMB1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
111
USB6/7
SP1
USB8(3.0)
J23
T-SGPIO3
1
C
T-SGPIO2
B
T-SGPIO1
JUSB3-1A
A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
LE2
JF1
JPI2C1
JSTBY1
D
PWR SMB
Pin Denitions
A. T-SGPIO 1
B. T-SGPIO 2
C. T-SGPIO 3
D. SMB Connector
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN5
FAN6
FAN7
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
JPWR1
J24
FAN2
FAN1
2-30
Page 57
Chapter 2: Installation
T-SGPIO3
USB6/7
USB4/5
TPM Header/Port 80 Header
A Trusted Platform Module/Port 80
header is located at JTPM1 to provide
TPM support and Port 80 connection.
Use this header to enhance system
performance and data security. See
the table on the right for pin deni-
tions.
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JUIDB1
SXB1_1
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
DM1
JPME2
JWD1
JBR1
JWD:Watch Dog
1-2:RST
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
TPM/Port 80 Header
Pin Denitions
Pin # Denition Pin # Denition
1 LCLK 2 GND
3 LFRAME# 4 <(KEY)>
5 LRESET# 6 +5V (X)
7 LAD 3 8 LAD 2
9 +3.3V 10 LAD1
11 LAD0 12 GND
13 SMB_CLK4 14 SMB_DAT
15 +3V_STB 16 SERIRQ
17 GND 18 CLKRUN#
19 LPCPD# 20 LDRQ# (X)
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
A
NMIXPWRHDDNICNICUIDPSRSTPWR
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
USB9/10
T-SGPIO1 JUSB3-1A USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
A. TPM/Port 80
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN5
FAN6
FAN7
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
JPWR1
J24
FAN2
FAN1
2-31
Page 58
X10SRW-F User’s Manual
FAN1
T-SGPIO3
USB6/7
USB4/5

2-8 Jumper Settings

Explanation of Jumpers

To modify the operation of the mother-
board, jumpers can be used to choose
between optional settings. Jumpers create
shorts between two pins to change the
function of the connector. Pin 1 is identied
with a square solder pad on the printed
circuit board.
Note: On two-pin jumpers,
"Closed" means the jumper is on,
and "Open" means the jumper is
off the pins.
LAN1/LAN2 Enable/Disable
Jumpers JPL1/JPL2 enable or disable
LAN ports 1/2 on the motherboard. See
the table on the right for jumper settings.
The default setting is enabled.
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
A
NMIXPWRHDDNICNICUIDPSRSTPWR
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
USB9/10
T-SGPIO1 JUSB3-1A USB11/12(3.0)
JD1: SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
JPWR1
J24
FAN2
SATA4
MAC CODE
IPMI CODE
JSD2
JP4
BAR CODE
I-SATA1
UID
LE1
JUIDB1
VGA
DM1
BIOS LICENSE
JBRSET1
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
B
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
JPME2
JWD1
JBR1
C
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
JWD:Watch Dog
1-2:RST
JBT1
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
DIMMD1
DIMMD2
DIMMC1
JL1
FAN6
FAN7
DIMMC2
FAN5
FAN4
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LGA2011-3
FAN3
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
GLAN Enable
Jumper Settings
Pin# Denition
1-2 Enabled (default)
2-3 Disabled
A. JPL1: LAN Enable
B. JPL2: LAN1 Enable
C. JPL3: LAN2 Enable
2-32
Page 59
Chapter 2: Installation
T-SGPIO3
USB6/7
USB4/5
CMOS Clear (JBT1)
JBT1 is used to clear the saved system setup conguration stored in the CMOS
chip. To clear the contents of the CMOS, completely shut down the system, remove
the AC power cord and then short JBT1 with a jumper. Remove the jumper before
powering on the system again. This will erase all user settings and revert everything
to their factory-set defaults.
PCI-E Slot SMB Enable (I2C1/I2C2)
Use Jumpers I2C1/I2C2 to enable PCI-E
SMB (System Management Bus) support
to improve system management for the
PCI-E slots. See the table on the right
for jumper settings.
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JUIDB1
SXB1_1
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
DM1
JPME2
JWD1
JBR1
JWD:Watch Dog
1-2:RST
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LAN2
LEDM1
A
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
B
JPL1
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
USB9/10
JOH1
PCI-E Slot_SMB Enable
Jumper Settings
Jumper Setting Denition
1-2 Enabled
2-3 Disabled
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
C
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
1
T-SGPIO2
T-SGPIO1 JUSB3-1A USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JF1
JPI2C1
JSTBY1
(Default)
A. Clear CMOS
2
B. JI
C1
2
C. JI
C2
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN5
FAN6
FAN7
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
JPWR1
J24
FAN2
FAN1
2-33
Page 60
X10SRW-F User’s Manual
VGA Enable
Jumper JPG1 allows the user to enable
the onboard VGA connector. The default
setting is 1-2 to enable the connection.
See the table on the right for jumper
settings.
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JUIDB1
SXB1_1
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:BIOS RECOVERY
1-2:NORMAL
DM1
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBR1
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LAN2
A
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
USB2/3 IPMI_LAN
DM2
JPG1
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
USB9/10
VGA Enable
Jumper Settings
Jumper Setting Denition
1-2 Enabled (Default)
2-3 Disabled
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
USB6/7
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
A. VGA Enable
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN5
FAN6
FAN7
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
JPWR1
J24
FAN2
FAN1
2-34
Page 61
Chapter 2: Installation
USB6/7
Watch Dog Enable/Disable
Watch Dog (JWD1) is a system moni-
tor that can reboot the system when a
software application hangs. Close pins
1-2 to reset the system if an applica-
tion hangs. Close pins 2-3 to generate a
non-maskable interrupt signal for the ap-
plication that hangs. See the table on the
right for jumper settings. Watch Dog must
also be enabled in the BIOS.
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JUIDB1
BIOS LICENSE
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
JBRSET1
JPL2
JPL3
2-3:BIOS RECOVERY
1-2:NORMAL
VGA
DM1
LAN1
JPG1
JPG1:VGA
1-2:ENABLE
2-3:DISABLE
X10SRW-F
REV: 1.01 DESIGNED IN USA
CPU
USB0/1(3.0)
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
2-3:DISABLE
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
JPF1 ON:POWER FORCE ON
CHASSIS
USB2/3
IPMI_LAN
DM2
BT1
INTRUSIONJL1:
LAN2
LEDM1
A
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
JBT1
1
Watch Dog
Jumper Settings
Jumper Setting Denition
Pins 1-2 Reset (default)
Pins 2-3 NMI
Open Disabled
A. Watch Dog Enable
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JPI2C1
JSTBY1
LGA2011-3
DIMMD1
DIMMD2
DIMMC1
DIMMC2
JL1
JP4
FAN5
FAN6
FAN7
FAN4
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN3
FAN2
JPWR1
J24
FAN1
2-35
Page 62
X10SRW-F User’s Manual
FAN1
T-SGPIO3
USB6/7
USB4/5
LAN 1/LAN 2

2-9 Onboard Indicators

LAN 1/LAN 2 LEDs

Two LAN ports (LAN 1/LAN 2) are located
on the I/O backplane of the motherboard.
Each Ethernet LAN port has two LEDs.
The yellow LED indicates activity, while the
Link LED may be green, amber, or off to
indicate the speed of the connections. See
the tables on the right for more information.
IPMI Dedicated LAN LEDs
In addition to the Gigabit Ethernet ports,
an IPMI Dedicated LAN is also located
above the Backplane USB ports 0/1 on the
motherboard. The yellow LED on the right
indicates activity, while the green/amber
LED on the left indicates the speed of the
connection. See the table on the right for
more information.
B
USB0/1(3.0)
LAN1
JPG1
JPG1:VGA 1-2:ENABLE 2-3:DISABLE
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
CPU
COM1
USB2/3
IPMI_LAN
JPL1
DM2
BT1
JPF1 ON:POWER FORCE ON
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
JPF2
INTRUSIONJL1:
CHASSIS
USB9/10
JOH1
SATA4
MAC CODE
BAR CODE
IPMI CODE
JSD2
A
UID
LE1
JUIDB1
VGA
DM1
BIOS LICENSE
JBRSET1
SXB1_1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:NMI
JWD:Watch Dog
1-2:RST
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
LAN2
LEDM1
JPME2
JWD1
JBR1
JBT1
X10SRW-F
REV:1.01 DESIGNED IN USA
1
LAN1/LAN2
Link LED
GLAN 1/2 Activity Indicator
LED Settings
Activity LED
Color Status Denition
Yellow Flashing Active
GLAN Ports 1/2 Link Indicator
LED Settings
LED Color Denition
Off No Connection/10 Mbps/
Green 100 Mbps
Amber 1 Gbps
IPMI LAN
Link LED
IPMI LAN Link LED (Left) &
Activity LED (Right)
Activity LED
Color/State Denition
Link (Left) Amber: Solid 1 Gbps
Green: Solid 100 Mbps
Activity (Right) Yellow: Blinking Active
JIPMB1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
J30
111
SP1
JPF1
USB8(3.0)
J23
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JF1
JPI2C1
JSTBY1
A. LAN 1/2 LEDs
B. IPMI_LAN LED
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN6
FAN7
DIMMC2
FAN5
FAN4
DIMMB2
DIMMB1
DIMMA2
JVR1
FAN3
JPWR1
J24
DIMMA1
FAN2
2-36
Page 63
Chapter 2: Installation
FAN1
T-SGPIO3
USB6/7
BMC Heartbeat LED (LEDM1)
A BMC Hear tbeat LED is located at
LEDM1 on the X10SRW-F. See the table
on the right for more information.
Unit Identication LED (LE1)
A rear UID LED indicator (LE1) is located
next to the I/O backplane. This UID Indicator
provides easy identication of a system unit
that may be in need of service.
Note: UID can also be triggered via
IPMI on the motherboard. For more
information on IPMI, please refer to
the IPMI User's Guide posted on
our website @ http://www.super-
micro.com.
B
UID
LE1
SATA4
MAC CODE
BAR CODE
IPMI CODE
JSD2
JUIDB1
SXB1_1
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
VGA
BIOS LICENSE
JBRSET1
SXB2
2-3:DISABLE
LAN1
1-2:ENABLE
JPL2
JPL3
LAN2
2-3:DISABLE
1-2:ENABLE
1-2:NORMAL
JPME2:
2-3:ME MANUFACTURE MODE
2-3:BIOS RECOVERY
1-2:NORMAL
JBR1
DM1
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBT1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA3
S-SATA1
S-SATA2
S-SATA0
LAN2
A
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
JPG1
JPG1:VGA 1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT 2-3:DISABLE 1-2:ENABLE
2-3:DISABLE
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
COM1
COM2
USB2/3
IPMI_LAN
DM2
BT1
JPF1 ON:POWER FORCE ON
INTRUSIONJL1:
CHASSIS
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JI2C1
J30
111
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO2
USB9/10
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
JSTBY1
BMC Heartbeat LED
Status
Color/State Denition
Green:
Blinking
BMC: Normal
UID LED Status
Color/State OS Status
Blue: On Windows OS Unit Identied
JIPMB1
123
IPMI
4
JF1
ON
JTPM1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
1
JPI2C1
A. BMC Heartbeat LED
B. UID LED
LGA2011-3
1
DIMMD1
DIMMD2
DIMMC1
JL1
JP4
FAN5
FAN6
FAN7
DIMMC2
FAN4
FAN3
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
JPWR1
J24
FAN2
2-37
Page 64
X10SRW-F User’s Manual
FAN1
Onboard Power LED (LE2)
An Onboard Power LED is located
at LE2 on the motherboard. When
LE2 is on, the AC power cable is
connected. Make sure to disconnect
the power cable before removing or
installing any component. See the
layout below for the LED location.
UID
LE1
MAC CODE
BAR CODE
IPMI CODE
JSD2
SATA4
JUIDB1
SXB1_1
SXB2
1-2:NORMAL
2-3:ME MANUFACTURE MODE
I-SATA1
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
SATA5
2-3:DISABLE
2-3:DISABLE
JPME2:
BIOS LICENSE
1-2:ENABLE
LAN2
1-2:ENABLE
LAN1
2-3:BIOS RECOVERY
JBRSET1
JPL2
JPL3
2-3:NMI
1-2:NORMAL
JBR1
VGA
DM1
JPME2
JWD1
JBR1
JWD:Watch Dog
1-2:RST
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA1
S-SATA0
JBT1
S-SATA3
S-SATA2
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
JPG1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT 2-3:DISABLE 1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
Onboard PWR LED Indicator
LED Status
Color/Status Denition
Off System Off
Grenn: On System on
A. Onboard Power LED
JIPMB1
COM1
123
IPMI
4
COM2
JF1
USB2/3
IPMI_LAN
DM2
BT1
USB9/10
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
JPL1
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
USB6/7
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JOH1
JF1
A
JPI2C1
JSTBY1
LGA2011-3
DIMMD1
DIMMD2
DIMMC1
DIMMC2
JL1
JP4
FAN5
FAN6
FAN7
FAN4
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN3
JPWR1
J24
FAN2
2-38
Page 65
SATA4

2-10 SATA Connections

F
Chapter 2: Installation

SATA/SAS Connections

Ten SATA 3.0 connectors (I-SATA 0-5) and (S-
SATA 0-3) are located on the board. I-SATA 0-5
are supported by the AHCI controller and are
compatible with RAID 0, 1, 5, 10. S-SATA 0-3
are supported by the sSATA controller and are
compatible with RAID 0, 1, 10. These Serial Link
connections provide faster data transmission than
legacy Parallel ATA. See the table on the right for
pin denitions.
UID
LE1
JUIDB1
MAC CODE
SXB1_1
SXB2
BAR CODE
IPMI CODE
1-2:NORMAL
2-3:ME MANUFACTURE MODE
I-SATA1
A
B
C
E
SXB1_2
SXB1_3
I-SATA0
I-SATA3
I-SATA2
JSD1
JSD2
SATA5
2-3:DISABLE
2-3:DISABLE
JPME2:
D
BIOS LICENSE
LAN1
1-2:ENABLE
LAN2
1-2:ENABLE
JBRSET1
JPL2
JPL3
2-3:BIOS RECOVERY
1-2:NORMAL
VGA
DM1
JPME2
JWD1
JBR1
2-3:NMI
JWD:Watch Dog
1-2:RST
JBR1
JPB1
1-2:ENABLE
JPB1:BMC
2-3:DISABLE
S-SATA1
S-SATA0
JBT1
S-SATA3
J
H
S-SATA2
G
I
LAN2
LEDM1
X10SRW-F
REV:1.01 DESIGNED IN USA
CPU
1
USB0/1(3.0)
LAN1
JPG1
USB2/3 IPMI_LAN
JPL1
DM2
BT1
JPF1
JPG1:VGA
ON:POWER FORCE ON
1-2:ENABLE
JI2C1/2:
I2C BUS FOR PCI-E SLOT
2-3:DISABLE
1-2:ENABLE
2-3:DISABLE
INTRUSIONJL1:
CHASSIS
T-SGPIO3 (SATA SGPIO2) T-SGPIO2 (SATA SGPIO1)
T-SGPIO1 (SATA SGPIO0)
USB9/10
JOH1
SATA/SAS Connectors
Pin Denitions
Pin# Signal
1 Ground
2 SATA_TXP
3 SATA_TXN
4 Ground
5 SATA_RXN
6 SATA_RXP
7 Ground
JIPMB1
COM1
123
IPMI
4
COM2
JF1
ON
JPL1/LAN 1-2:ENABLE 2-3:DISABLE
TPM/PORT80
JI2C2 J29
JTPM1
JI2C1
LEDLED12LEDFAIL
NMIXPWRHDDNICNICUIDPSRSTPWR
USB4/5
J30
111
USB6/7
SP1
JPF2
JPF1
USB8(3.0)
J23
T-SGPIO3
1
T-SGPIO2
T-SGPIO1
JUSB3-1A
USB11/12(3.0)
JD1:
SPEAKER-PIN 4-7
PWR LED-PIN 1-3
JD1
LE2
JF1
JPI2C1
JSTBY1
A. I-SATA 0
B. I-SATA 1
C. I-SATA 2
D. I-SATA 3
E. I-SATA 4
F. I-SATA 5
G. S-SATA 0
H. S-SATA 1
I. S-SATA 2
J. S-SATA 3
LGA2011-3
DIMMD1
DIMMD2
DIMMC1
DIMMC2
JL1
JP4
FAN5
FAN6
FAN7
FAN4
1
DIMMB2
DIMMB1
DIMMA2
DIMMA1
JVR1
FAN3
JPWR1
J24
FAN2
FAN1
2-39
L
Page 66
X10SRW-F User’s Manual
Notes
2-40
Page 67
Chapter 3: Troubleshooting
Chapter 3
Troubleshooting

3-1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have followed all
of the procedures below and still need assistance, refer to the ‘Technical Support
Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter.
Always disconnect the AC power cord before adding, changing or installing any
hardware components.
Before Power On
1. Make sure that the Standby PWR LED is not on. (Note: If it is on, the
onboard power is on. Be sure to unplug the power cable before installing or
removing the components.)
2. Make sure that there are no short circuits between the motherboard and
chassis.
3. Disconnect all ribbon/wire cables from the motherboard, including those for
the keyboard and mouse. Also, be sure to remove all add-on cards.
4. Install a CPU and heatsink (-be sure that it is fully seated) and then connect
the chassis speaker and the power LED to the motherboard. Check all jumper
settings as well.
No Power
1. Make sure that there are no short circuits between the motherboard and
chassis.
2. Make sure that all jumpers are set to their default positions.
3. Check if the 115V/230V switch on the power supply is properly set.
4. Turn the power switch on and off to test the system.
5. The battery on your motherboard may be old. Check to make sure that it still
supplies ~3VDC. If it does not, replace it with a new one.
3-1
Page 68
X10SRW-F User’s Manual
No Video
1. If the power is on, but you have no video--in this case, you will need to re-
move all the add-on cards and cables rst.
2. Use the speaker to determine if any beep codes exist. (Refer to Appendix A
for details on beep codes.)
3. Remove all memory modules and turn on the system. (If the alarm is on,
check the specications of memory modules, reset the memory or try a differ-
ent one.)
Memory Errors
1. Make sure that the DIMM modules are properly installed and fully seated in
the slots.
2. You should be using ECC DDR4 2400 MHz (max.) memory recommended by
the manufacturer. Also, it is recommended that you use the memory modules
of the same type and speed for all DIMMs in the system. Do not use memory
modules of different sizes, different speeds and different types on the same
motherboard.
3. Check for bad DIMM modules or slots by swapping modules between slots to
see if you can locate the faulty ones.
4. Check the switch of 115V/230V power supply.
Losing the System’s Setup Conguration
1. Please be sure to use a high quality power supply. A poor quality power sup-
ply may cause the system to lose CMOS setup information. Refer to Section
1-6 for details on recommended power supplies.
2. The battery on your motherboard may be old. Check to verify that it still sup-
plies ~3VDC. If it does not, replace it with a new one.
3. If the above steps do not x the Setup Conguration problem, contact your
vendor for repairs.
3-2
Page 69
Chapter 3: Troubleshooting

3-2 Technical Support Procedures

Before contacting Technical Support, please make sure that you have followed all
the steps listed below. Also, Note that as a motherboard manufacturer, Supermicro
does not sell directly to end users, so it is best to rst check with your distributor or
reseller for troubleshooting services. They should know of any possible problem(s)
with the specic system conguration that was sold to you.
1. Please go through the ‘Troubleshooting Procedures’ and 'Frequently Asked
Question' (FAQ) sections in this chapter or see the FAQs on our website
(http://www.supermicro.com/support/faqs/) before contacting Technical Sup-
port.
2. BIOS upgrades can be downloaded from our website at (http://www.supermi-
cro.com/support/bios/).
Note: Not all BIOS can be ashed. Some cannot be ashed; it depends
on the boot block code of the BIOS.
3. If you've followed the instructions above to troubleshoot your system, and still
cannot resolve the problem, then contact Supermicro's technical support and
provide them with the following information:
Motherboard model and PCB revision number
BIOS release date/version (this can be seen on the initial display when your
system rst boots up)
System conguration
An example of a Technical Support form is on our website at (http://www.su-
permicro.com/support/contact.cfm).
4. Distributors: For immediate assistance, please have your account number
ready when placing a call to our technical support department. We can be
reached by e-mail at support@supermicro.com, by phone at: (408) 503-
8000, option 2, or by fax at (408)503-8019.
3-3
Page 70
X10SRW-F User’s Manual

3-3 Frequently Asked Questions

Question: What type of memory does my motherboard support?
Answer: The X10SRW-F supports up to 256GB of RDIMM and 512Gb of LRDIMM
DDR4 2400 MHz (max.) in eight memory slots. See Section 2-5 for details on
installing memory.
Question: How do I update my BIOS?
Answer: We do NOT recommend that you upgrade your BIOS if you are not ex-
periencing any problems with your system. Updated BIOS les are located on our
website at http://www.supermicro.com/support/bios/. Please check our BIOS warn-
ing message and the information on how to update your BIOS on our web site.
Select your motherboard model and download the BIOS ROM le to your computer.
Also, check the current BIOS revision to make sure that it is newer than your BIOS
before downloading. You may choose the zip le. If you choose the zipped BIOS
le, please unzip the BIOS le onto a bootable device or a USB pen/thumb drive.
To ash the BIOS, run the batch le named "ami.bat" with the new BIOS ROM
le from your bootable device or USB pen/thumb drive. Use the following format:
F:\> ami.bat BIOS-ROM-lename.xxx <Enter>
Note: Always use the le named “ami.bat ” to update the BIOS, and insert
a space between "ami.bat" and the lename. The BIOS-ROM-lename
will bear the motherboard name (i.e., X10SRW-F) and build version as
the extension. For example, "X10SRW-F.115".
When the BIOS ashing screen is completed, power off to reboot the
system. Power on and at this point, you will need to load the BIOS de-
faults. Press <Del> to go to the BIOS setup screen, and select "Restore
Defaults" to load the default settings. Next, press <F4> to save and exit.
Then reboot the system.
Warning: Do not shut down or reset the system while updating the BIOS to prevent
possible system boot failure!
Note: The SPI BIOS chip installed on this motherboard is not removable.
To repair or replace a damaged BIOS chip, please send your motherboard
to RMA at Supermicro for service.
Question: I think my BIOS is corrupted. How can I recover my BIOS?
Answer: Please see Appendix C-BIOS Recovery for detailed instructions.
Question: What is the heatsink part number for my X10SRW-F motherboard?
Answer: For the 1U passive heatsink, use SNK-P0047PS (back plate is included).
3-4
Page 71
Chapter 3: Troubleshooting

3-4 Battery Removal and Installation

Battery Removal
To remove the onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.
2. Locate the onboard battery as shown below.
3. Using a tool such as a pen or a small screwdriver, push the battery lock out-
wards to unlock it. Once unlocked, the battery will pop out from the holder.
4. Remove the battery.
Proper Battery Disposal
Warning: Please handle used batteries carefully. Do not damage the battery in any
way; a damaged battery may release hazardous materials into the environment. Do
not discard a used battery in the garbage or a public landll. Please comply with the
regulations set up by your local hazardous waste management agency to dispose of
your used battery properly.
Battery Installation
1. To install an onboard battery, follow the steps 1 & 2 above and continue
below:
2. Identify the battery's polarity. The positive (+) side should be facing up.
3. Insert the battery into the battery holder and push it down until you hear a
click to ensure that the battery is securely locked.
Warning: When replacing a battery, be sure to only replace it with the same type.
OR
3-5
Page 72
X10SRW-F User’s Manual

3-5 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is required
before any warranty service will be rendered. You can obtain service by calling
your vendor for a Returned Merchandise Authorization (RMA) number. For faster
service, you may also obtain RMA authorizations online (http://www.supermicro.
com/RmaForm/). When you return the motherboard to the manufacturer, the RMA
number should be prominently displayed on the outside of the shipping carton, and
mailed prepaid or hand-carried. Shipping and handling charges will be applied for
all orders that must be mailed when service is complete.
This warranty only covers normal consumer use and does not cover damages
incurred in shipping or from failure due to the alteration, misuse, abuse or improper
maintenance of products.
During the warranty period, contact your distributor rst for any product prob-
lems.
3-6
Page 73
Chapter 4: AMI BIOS
Chapter 4
BIOS

4-1 Introduction

This chapter describes the AMI BIOS setup utility for the X10SRW-F. The ROM BIOS
is stored in a Flash EEPROM and can be easily updated. This chapter describes
the basic navigation of the AMI BIOS setup utility screens.
Note: For AMI BIOS recovery, please refer to the UEFI BIOS Recovery
Instructions in Appendix C.

Starting BIOS Setup Utility

To enter the AMI BIOS setup utility screens, press the <Delete> key while the
system is booting up.
Note: In most cases, the <Delete> key is used to invoke the AMI BIOS
setup screen. There are a few cases when other keys are used, such as
<F1>, <F2>, etc.
Each main BIOS menu option is described in this manual. The AMI BIOS setup
menu screen has two main frames. The left frame displays all the options that can
be congured. Grayed-out options cannot be congured. Options in blue can be
congured by the user. The right frame displays the key legend. Above the key
legend is an area reserved for a text message. When an option is selected in the
left frame, it is highlighted in white. Often a text message will accompany it.
Note: the AMI BIOS has default text messages built in. Supermicro retains
the option to include, omit, or change any of these text messages.
The AMI BIOS setup utility uses a key-based navigation system called "hot keys."
Most of the AMI BIOS setup utility "hot keys" can be used at any time during the
setup navigation process. These keys include <F1>, <F4>, <Enter>, <Esc>, arrow
keys, etc.
Note: Options printed in Bold are default settings.
How To Change the Conguration Data
The conguration data that determines the system parameters may be changed by
entering the AMI BIOS setup utility. This setup utility can be accessed by pressing
<Del> at the appropriate time during system boot.
4-1
Page 74
X10SRW-F User’s Manual

How to Start the Setup Utility

Normally, the only visible Power-On Self-Test (POST) routine is the memory test.
As the memory is being tested, press the <Delete> key to enter the main menu of
the AMI BIOS setup utility. From the main menu, you can access the other setup
screens. An AMI BIOS identication string is displayed at the left bottom corner of
the screen, below the copyright message.
Warning: Do not upgrade the BIOS unless your system has a BIOS-related issue.
Flashing the wrong BIOS can cause irreparable damage to the system. In no event
shall Supermicro be liable for direct, indirect, special, incidental, or consequential dam-
ages arising from a BIOS update. If you have to update the BIOS, do not shut down
or reset the system while the BIOS is updating. This is to avoid possible boot failure.

4-2 Main Setup

When you rst enter the AMI BIOS setup utility, you will enter the Main setup screen.
You can always return to the Main setup screen by selecting the Main tab on the
top of the screen. The Main BIOS setup screen is shown below.

The following Main menu items will be displayed:

4-2
Page 75
Chapter 4: AMI BIOS
System Date/System Time
Use this option to change the system date and time. Highlight System Date or
System Time using the arrow keys. Enter new values using the keyboard. Press the
<Tab> key or the arrow keys to move between elds. The date must be entered in
Day MM/DD/YYYY format. The time is entered in HH:MM:SS format.
Note: The time is in the 24-hour format. For example, 5:30 P.M. appears
as 17:30:00.
Supermicro X10SRW-F
BIOS Version: This item displays the version of the BIOS ROM used in the
system.
Build Date: This item displays the date when the version of the BIOS ROM
used in the system was built.
Memory Information
Total Memory: This item displays the total size of memory available in the
system.
Memory Speed: This item displays the default speed of the memory modules
installed in the system..
4-3
Page 76
X10SRW-F User’s Manual
4-3 Advanced Setup Congurations
Use the arrow keys to select Advanced setup and press <Enter> to access the
submenu items:
Warning: Take Caution when changing the Advanced settings. An incorrect value, a
very high DRAM frequency or an incorrect BIOS timing setting may cause the system
to malfunction. When this occurs, restore the setting to the manufacture default setting.
Boot Feature
Quiet Boot
Use this feature to select the screen between displaying POST messages or the
OEM logo at bootup. Select Disabled to display the POST messages. Select En-
abled to display the OEM logo instead of the normal POST messages. The options
are Enabled and Disabled.
AddOn ROM Display Mode
Use this item to set the display mode for the Option ROM. Select Keep Current to
use the current AddOn ROM display setting. Select Force BIOS to use the Option
ROM display mode set by the system BIOS. The options are Force BIOS and
Keep Current.
Bootup Num-Lock
Use this feature to set the Power-on state for the Numlock key. The options are
Off and On.
4-4
Page 77
Chapter 4: AMI BIOS
Wait For 'F1' If Error
Select Enabled to force the system to wait until the 'F1' key is pressed if an error
occurs. The options are Disabled and Enabled.
INT19 (Interrupt 19) Trap Response
Interrupt 19 is the software interrupt that handles the boot disk function. When this
item is set to Immediate, the ROM BIOS of the host adaptors will "capture" Inter-
rupt 19 at bootup immediately and allow the drives that are attached to these host
adaptors to function as bootable disks. If this item is set to Postponed, the ROM
BIOS of the host adaptors will not capture Interrupt 19 immediately and allow the
drives attached to these adaptors to function as bootable devices at bootup. The
options are Immediate and Postponed.
Re-try Boot
When EFI Boot is selected, the system BIOS will automatically reboot the system
from an EFI boot device after its initial boot failure. Select Legacy Boot, to allow
the BIOS to automatically reboot the system from a Legacy boot device after its
initial boot failure. The options are Disabled, Legacy Boot, and EFI Boot.
Power Conguration
DeepSx Power Policies
Use this item to congure the Advanced Conguration and Power Interface (ACPI)
settings for the system. Enable S3 to use Standby Mode (Suspend-to- RAM) and
maintain power supply to the system RAM when the system is in the sleep mode.
Enable S4 to use Hibernation mode (Suspend to Disk) so that all data stored in of
the main memory can be saved in a non-volatile memory area such as in a hard
drive and then power down the system. Enable S5 to power off the whole system
except the power supply unit (PSU) and keep the power button "alive" so that the
user can "wake-up" the system by using an USB keyboard or mouse. The options
are Disabled, Enabled in S5, Enabled in S4-S5, and Enabled in S3-S4-S5,
Watch Dog Function
Select Enabled to allow the Watch Dog timer to reboot the system when it is inac-
tive for more than 5 minutes. The options are Enabled and Disabled.
Power Button Function
This feature controls how the system shuts down when the power button is pressed.
Select 4 Seconds Override for the user to power off the system after pressing and
holding the power button for 4 seconds or longer. Select Instant Off to instantly
power off the system as soon as the user presses the power button. The options
are 4 Seconds Override and Instant Off.
4-5
Page 78
X10SRW-F User’s Manual
Restore on AC Power Loss
Use this feature to set the power state after a power outage. Select Power-Off for
the system power to remain off after a power loss. Select Power-On for the system
power to be turned on after a power loss. Select Last State to allow the system
to resume its last power state before a power loss. The options are Power-On,
Stay-Off and Last State.
Chipset Conguration
Warning! Setting the wrong values in the following sections may cause the system
to malfunction.
CPU Conguration
The following CPU information will be displayed:
Processor Socket
Processor ID
Processor Frequency
Max (Maximum) CPU Speed
Min (Minimum) CPU Speed
Processor Max Ratio
Processor Min Ratio
Microcode Revision
L1 Cache RAM
L2 Cache RAM
L3 Cache RAM
CPU1 Version
Clock Spread Spectrum
Select Enable for Clock Spectrum support, which will allow the BIOS to monitor
and attempt to reduce the level of Electromagnetic Interference caused by the
components whenever needed. Select Disabled to enhance system stability. The
options are Disabled and Enabled.
4-6
Page 79
Chapter 4: AMI BIOS
Hyper-Threading
Select Enable to use Intel Hyper-Threading Technology to enhance CPU perfor-
mance. The options are Enable and Disable.
Performance/Watt
Select Power Optimized to use Intel Turbo Boost Technology to maximize system
performance (with maximum cooling) when performance state P0 lasts more than
two seconds. If Traditional is selected, Intel Turbo Boost Technology will be acti-
vated even when performance state P0 lasts less than two seconds. The options
are Traditional and Power Optimized.
Execute Disable Bit (Available if supported by the OS & the CPU)
Set to Enabled for Execute Disable Bit support which will allow the processor to
designate areas in the system memory where an application code can execute and
where it cannot, thus preventing a worm or a virus from ooding illegal codes to over-
whelm the processor or damaging the system during a virus attack. The options are
Enable and Disable. (Refer to Intel and Microsoft websites for more information.)
PPIN Control
Select Unlock/Enable to use the Protected-Processor Inventory Number (PPIN) in
the system. The options are Unlock/Enable and Unlock/Disable.
Hardware Prefetcher (Available when supported by the CPU)
If this item is set to Enable, the hardware prefetcher will prefetch streams of data
and instructions from the main memory to the Level 2 (L2) cache to improve CPU
performance. The options are Disable and Enable.
Adjacent Cache Line Prefetch (Available when supported by the CPU)
Select Enable for the CPU to prefetch both cache lines for 128 bytes as comprised.
Select Disable for the CPU to prefetch both cache lines for 64 bytes. The options
are Disable and Enable.
Note: If there is any change to this setting, you will need to power off and
reboot the system for the change to take effect. Please refer to Intel’s
web site for detailed information.
DCU Streamer Prefetcher (Available when supported by the CPU)
If this item is set to Enable, the DCU (Data Cache Unit) streamer prefetcher will
prefetch data streams from the cache memory to the DCU (Data Cache Unit) to
speed up data accessing and processing for CPU performance enhancement. The
options are Disable and Enable.
4-7
Page 80
X10SRW-F User’s Manual
DCU IP Prefetcher
If this item is set to Enable, the IP prefetcher in the DCU (Data Cache Unit) will
prefetch IP addresses to improve network connectivity and system performance.
The options are Enable and Disable.
DCU (Data Cache Unit) Mode
Use this item to set the DCU data-prefecting mode. The options are 32KB 8Way
Without ECC and 16KB 4Way With ECC.
Direct Cache Access (DCA)
Select Enable to use Intel DCA (Direct Cache Access) Technology to maximize ef-
ciency in memory data transferring and accessing. The options are Auto, Enable
and Disable.
DCA Prefetch Delay
A DCA prefetcher is used with a TOE (TCP/IP Ofoad Engine) adapter to prefetch data to shorten execution cycles and to maximize data processing efciency.
Prefetching data too frequently can saturate the cache directory and delay neces­sary cache access. This feature reduces or increases the frequency of system data prefetching activities. The options are Disable, [8], [16], [32], [40], [48], [56], [64], [72], [80], [88], [96], [104], and [112].
X2APIC (Extended Advanced Programmable Interrupt Controller)
Based on the Intel Hyper-Threading technology, each logical processor (thread) is
assigned 256 APIC IDs (APIDs) in 8-bit bandwidth. When this item is set to En-
able, the APIC ID will be expanded from 8 bits to 16 bits to provide 512 APIDs to
each thread to enhance CPU performance. The options are Disable and Enable.
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instruc-
tions (NI) to ensure data security. The options are Enable and Disable.
Intel Virtualization Technology
Select Enable to use Intel Virtualization Technology so that I/O device assignments
will be reported directly to the VMM (Virtual Memory Management) through the
DMAR ACPI Tables. This feature offers fully-protected I/O resource-sharing across
the Intel platforms, providing the user with greater reliability, security and availability
in networking and data-sharing. The settings are Enable and Disable.
4-8
Page 81
Chapter 4: AMI BIOS
Advanced Power Management Conguration
Power Technology
Select Energy Efcient to support power-saving mode. Select Custom to custom-
ize system power settings. Select Disabled to disable power-saving settings. The
options are Disable, Energy Efcient, and Custom.
Cong TDP
Select Enable to allow the user to congure the Thermal Design Power (TDP)
settings for the system. The TDP refers to the maximum amount of power allowed
for running "real applications" without triggering an overheating event. The options
are Disable and Enable.
CPU P State Control
EIST (P-State)
EIST (Enhanced Intel SpeedStep Technology) allows the system to automati-
cally adjust processor voltage and core frequency in an effort to reduce power
consumption and heat dissipation. Please refer to Intel’s website for detailed
information. The options are Disable and Enable.
Turbo Mode
Select Enable for processor cores to run faster than the frequency specied by
the manufacturer. The options are Disable and Enable.
P-state Coordination
Use this item to congure the processor's P-State coordination settings. During
a P-State, the voltage and frequency of the processor will be reduced when it is
in operation. This makes the processor more energy efcient, resulting in further
energy gains. The options are HW_ALL, SW_ALL and SW-ANY.
CPU C State Control
Package C State limit
Use this item to set the limit on the C-State package register. The options are
C0/1 state, C2 state, C6 (non-Retention) state, and C6 (Retention) state.
CPU C3 Report
Select Enable to allow the BIOS to report the CPU C3 State (ACPI C2) to the
operating system. During the CPU C3 State, the CPU clock generator is turned
off. The options are Enable and Disable.
4-9
Page 82
X10SRW-F User’s Manual
CPU C6 Report (Available when Power Technology is set to Custom)
Select Enable to allow the BIOS to report the CPU C6 state (ACPI C3) to the
operating system. During the CPU C6 state, power to all caches is turned off.
The options are Enable and Disable.
Enhanced Halt State (C1E)
Select Enabled to enable "Enhanced Halt State" support, which will signicantly
reduce the CPU's power consumption by minimizing CPU's clock cycles and
voltage use during a "Halt State." The options are Disable and Enable.
CPU T State Control
ACPI (Advanced Conguration Power Interface) T-States
If this item is set to Enable, CPU throttling will be supported by the operating
system to reduce power consumption. The options are Enable and Disable.
Socket RAPL (Running Average Power Limit) Conguration
FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE
This feature displays the value of the item above within the range between 25
(10%) and 64 (25%).
Turbo Power Limit Lock
Select Enable to set the power use limit for the machine when it is running in
the turbo mode. The options are Enable and Disable.
Long Power Limit Override
Select Enable to support long-term power limit override. If this feature is disabled,
BIOS will set the default value. The options are Enable and Disable.
Long Duration Power Limit
This item displays the power limit set by the user during which long duration
power is maintained. The default setting is 0.
Package Clamping Limit1
Use this item to set the limit on power performance states for the run-time proces-
sor, with P0 being the state with the highest frequency (clock speed) and power
(consumption), and P1, a step lower in performance than P0, with its frequency
and voltage scaled back a notch. The options are Between P1/P0 and Below P1.
4-10
Page 83
Chapter 4: AMI BIOS
Short Duration Power Limit Enable
Select Enable to support Short Duration Power Limit (Power Limit 2). The options
are Enable and Disable.
Short Duration Power Limit
This item displays the time period during which short duration power is main-
tained. The default setting is 0.
Package Clamping Limit2
Use this item to set the limit on power performance states for the processor
operating in turbo mode, with P0 being the state with the highest frequency
(clock speed) and power (consumption), and P1, a step lower in performance
than P0, with its frequency and voltage scaled back a notch. The options are
Between P1/P0 and Below P1.
Chipset Conguration

North Bridge

This feature allows the user to congure the settings for the Intel North Bridge.
IIO Conguration
EV DFX (Device Function On-Hide) Feature
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a
processor will always remain clear during electric tuning. The options are Dis-
able and Enable.
IIO1 Conguration/IIO2 Conguration
IOU2 (II0 PCIe Port 1)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4, X8, and Auto.
PORT 1A Link Speed
This item congures the link speed of a PCI-E port specied by the user. The
options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5 GT/s) and
Gen 3 (Generation 3) (8 GT/s).
IOU0 (II0 PCIe Port 2)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto
4-11
Page 84
X10SRW-F User’s Manual
PORT 2A Link Speed
Use this item to congure the link speed of a PCI-E port specied by the user.
The options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5 GT/s)
and Gen 3 (Generation 3) (8 GT/s).
IOU1 (II0 PCIE Port 3)
Use this item to congure the PCI-E port Bifuraction setting for a PCI-E port speci-
ed by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
PORT 3A Link Speed
Use this item to congure the link speed of a PCI-E port specied by the user.
The options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5 GT/s)
and Gen 3 (Generation 3) (8 GT/s).
PCI-E Completion Timeout
Select Enable for PCI-E Completion Timeout support for electric tuning. The
options are Enable and Disable.
PCI-E Completion Timeout Value
Use this item to set the PCI-E Completion Time-out value for electric tuning.
Enter a value between 260ms to 900ms.
IOAT Conguration
Enable I/OAT
Select Enable to enable Intel I/OAT (I/O Acceleration Technology), which signi-
cantly reduces CPU overhead by leveraging CPU architectural improvements
and freeing the system resource for other tasks. The options are Enable and
Disable.
No Snoop
Select Enable to support no-snoop mode for each CB device. The options are
Disable and Enable.
Relaxed Ordering
Select Enable to enable Relaxed Ordering support which will allow certain trans-
actions to violate the strict-ordering rules of PCI and to be completed prior to
other transactions that have already been enqueued. The options are Disable
and Enable.
4-12
Page 85
Chapter 4: AMI BIOS

Intel VT for Directed I/O (VT-d)

Intel VT for Direct I/O (VT-d)
®
VT for Directed I/O (VT-d)
Intel
Select Enable to use Intel Virtualization Technology support for Direct I/O VT-d support by reporting the I/O device assignments to the VMM (Virtual Machine
Monitor) through the DMAR ACPI Tables. This feature offers fully-protected I/O
resource sharing across Intel platforms, providing greater reliability, security and
availability in networking and data-sharing. The options are Enable and Disable.
Interrupt Remapping
Select Enable for Interrupt Remapping support to enhance system performance.
The options are Enable and Disable.
Coherency Support (Non-Isoch)
Select Enable for the Non-Iscoh VT-d engine to pass through DMA (Direct
Memory Access) to enhance system performance. The options are Enable and
Disable.
Coherency Support (Isoch)
Select Enable for the Iscoh VT-d engine to pass through ATS to enhance system
performance. The options are Enable and Disable.
QPI (Quick Path Interconnect) Conguration
QPI Status
The following information will display:
Number of CPU
Number of IIO
Current QPI Link Speed
Current QPI Link Frequency
QPI Global MMIO Low Base/Limit
QPI Global MMIO High Base/Limit
QPI PCIe Conguration Base/Size
4-13
Page 86
X10SRW-F User’s Manual
Link Speed Mode
Use this item to select the data transfer speed for QPI Link connections. The
options are Fast and Slow.
Link Frequency Select
Use this item to select the desired frequency for QPI Link connections. The op-
tions are 6.4GB/s, 8.0GB/s, 9.6GB/s, Auto, and Auto Limited.
Link L0p Enable
Select Enable for Link L0p support. The options are Enable, Auto, and Disable.
Link L1 Enable
Select Enable for Link L1 support. The options are Enable, Auto, and Disable.
Isoc Mode
Select Enabled for Isochronous support to meet QoS (Quality of Service) require-
ments. This feature is especially important for Virtualization Technology. The
options are Enable and Disable.
Memory Conguration
Enforce POR
Select Enable to enforce POR restrictions for DDR4 frequency and voltage
programming. The options are Enabled and Disabled.
Memory Frequency
Use this feature to set the maximum memory frequency for onboard memory
modules. The options are Auto, 1333, 1400, 1600, 1800, 1867, 2000, 2133,
2200, 2400, 2600, 2667, and Reserved (Do not select Reserved).
ECC Support
Select Enable to enable Error Checking & Correction (ECC) support for onboard
memory modules. The options are Auto, Enable and Disable.
Data Scrambling
Select Enabled to enable data scrambling to enhance system performance and
data integrity. The options are Auto, Disabled and Enabled.
Enable ADR
Select Enabled for ADR (Automatic Diagnostic Repository) support to enhance
memory performance. The options are Enabled and Disabled.
4-14
Page 87
Chapter 4: AMI BIOS
DRAM RAPL (Running Average Power Limit) Baseline
Use this feature to set the run-time power-limit baseline for DRAM modules. The
options are Disable, DRAM RAPL Mode 0, and DRAM RAPL Mode 1.
Set Throttling Mode
Throttling improves reliability and reduces power consumption in the proces-
sor via automatic voltage control during processor idle states. The options are
Disabled and CLTT (Closed Loop Thermal Throttling).
Socket Interleave Below 4GB
Select Enabled for the memory above the 4G Address space to be split between
two sockets. The options are Enable and Disable.
Channel Interleaving
Use this item to set DIMM channel interleaving mood. The options are Auto,
1 Way Interleave, 2 Way Interleave, 3, Way Interleave, and 4 Way Interleave.
Rank Interleaving
Use this item to select a rank memory interleaving method. The options are Auto,
1 Way, 2 Way, 4, Way, and 8 Way.
A7 Mode
Select Enabled to support A7 (Addressing) Mode to improve memory perfor-
mance. The options are Enable and Disable.
DIMM Information
This item displays the status of a DIMM module specied.
DIMMA1
DIMMA2
DIMMB1
DIMMB2
DIMMC1
DIMMC2
DIMMD1
DIMMD2
4-15
Page 88
X10SRW-F User’s Manual
Memory RAS (Reliability_Availability_Serviceability)
Conguration
Use this submenu to congure the following Memory RAS settings.
RAS Mode
Select Enable to enable RAS support to enhance reliability, availability and ser-
viceability of onboard memory modules. The options are Enable and Disable.
Lockstep x4 DIMMs
Select Enable to enable Lockstep Technology support for x4 DIMM modules.
The options are Auto, Disabled, and Enabled.
Memory Rank Sparing
This item indicates if memory rank sparing is supported by the motherboard.
Memory rank sparing enhances system memory performance. The options are
Enabled and Disabled.
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory
errors detected in a memory module and send the correction to the requestor
(the original source). When this item is set to Enable, the IO hub will read and
write back one cache line every 16K cycles if there is no delay caused by internal
processing. By using this method, roughly 64 GB of memory behind the IO hub
will be scrubbed every day. The options are Enable and Disable.
Patrol Scrub Interval
Use this item to specify the number of hours (between 0 to 24) required for the
system to complete a full patrol scrubbing. Enter 0 for patrol scrubbing to be
performed automatically. The default setting is 24.
Demand Scrub
Demand Scrubbing is a process that allows the CPU to correct correctable
memory errors found in a memory module. When the CPU or I/O issues a
demand-read command, and the read data from memory turns out to be a
correctable error, the error is corrected and sent to the requestor (the original
source). Memory is corrected as well. Select Enable to use Demand Scrubbing
for ECC memory correction. The options are Enable and Disable.
Device Tagging
Select Enable to support device tagging. The options are Disable and Enable.
4-16
Page 89
Chapter 4: AMI BIOS
South Bridge
The following South Bridge information will display:\
USB Conguration
USB Module Version
USB Devices
Legacy USB Support
Select Enabled to support onboard legacy USB devices. Select Auto to disable
legacy support if there are no legacy USB devices present. Select Disable to have
all USB devices available for EFI applications only. The options are Enabled,
Disabled and Auto.
XHCI Hand-Off
This is a work-around solution for operating systems that do not support XHCI (Ex-
tensible Host Controller Interface) hand-off. The XHCI ownership change should be
claimed by the XHCI driver. The settings are Enabled and Disabled.
EHCI Hand-Off
This item is for operating systems that do not support Enhanced Host Controller
Interface (EHCI) hand-off. When this item is enabled, EHCI ownership change will
be claimed by the EHCI driver. The settings are Enabled and Disabled.
USB Mass Storage Driver Support
Select Enabled for USB mass storage device support. The options are Disabled
and Enabled.
Port 60/64 Emulation
Select Enabled for I/O port 60h/64h emulation support, which in turn, will provide
complete legacy USB keyboard support for the operating systems that do not sup-
port legacy USB devices. The options are Disabled and Enabled.
USB 3.0 Support
Select Enabled for USB 3.0 support. The options are Disabled, Enabled and Auto.
EHCI1
Select Enabled to enable EHCI (Enhanced Host Controller Interface) support on
USB 2.0 connector #1 (-at least one USB 2.0 connector should be enabled for EHCI
support.) The options are Disabled and Enabled.
4-17
Page 90
X10SRW-F User’s Manual
EHCI2
Select Enabled to enable EHCI (Enhanced Host Controller Interface) support on
USB 2.0 connector #2 (-at least one USB 2.0 connector should be enabled for EHCI
support.) The options are Disabled and Enabled.
XHCI Pre-Boot Drive
Select Enabled to enable XHCI (Extensible Host Controller Interface) support on a
pre-boot drive specied by the user. The options are Enabled and Disabled.
XHCI Idle L1
Select Enabled for XHCI (Extensible Host Controller Interface) Idle Level 1 sup-
port on a USB 3.0 connector specied by the user. The options are Enabled and
Disabled.
PCH DMI ASPM
Select Enabled to enable ASPM (Active State Power Management) support for a
PCH DMI drive. The options are Disabled and Enabled.
SATA Conguration
When this submenu is selected, the AMI BIOS automatically detects the presence
of the SATA devices that are supported by the Intel PCH chip and displays the
following items:
SATA Controller
This item enables or disables the onboard SATA controller supported by the Intel
PCH chip. The options are Enabled and Disabled.
Congure SATA as
Select IDE to congure a SATA drive specied by the user as an IDE drive. Select
AHCI to congure a SATA drive specied by the user as an AHCI drive. Select
RAID to congure a SATA drive specied by the user as a RAID drive. The options
are IDE, AHCI, and RAID.
*If the item above "Congure SATA as" is set to AHCI, the following items
will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the SATA AHCI controller manages the power
usage of the SATA link. The controller will put the link in a low power mode during
extended periods of I/O inactivity, and will return the link to an active state when
I/O activity resumes. The options are Enabled and Disabled.
4-18
Page 91
Chapter 4: AMI BIOS
SATA Port 0~ Port 5
This item displays the information detected on the installed SATA drive on the
particular SATA port.
Model number of drive and capacity
Software Preserve Support
Port 0~ Port 5
Select Enabled to enable a SATA port specied by the user. The options are
Disabled and Enabled.
Port 0 ~ Port 5 Hot Plug
This feature designates the port specied for hot plugging. Set this item to En-
abled for hot-plugging support, which will allow the user to replace a SATA disk
drive without shutting down the system. The options are Enabled and Disabled.
Port 0 ~ Port 5 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to initialize the
device. The options are Enabled and Disabled.
Port 0 ~ Port 5 SATA Device Type
Use this item to specify if the SATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
*If the item above "Congure SATA as" is set to IDE, the following items will display:
Serial ATA Port 0~ Port 5
This item indicates that a SATA port specied by the user is not installed or not
present.
Port 0 ~ Port 5 SATA Device Type (Available when a SATA port is
detected)
Use this item to specify if the SATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
4-19
Page 92
X10SRW-F User’s Manual
*If the item above "Congure SATA as" is set to RAID, the following items will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the SATA AHCI controller manages the power
usage of the SATA link. The controller will put the link in a low power mode during
extended periods of I/O inactivity, and will return the link to an active state when
I/O activity resumes. The options are Enabled and Disabled.
SATA RAID Option ROM/UEFI Driver
Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy
driver for system boot. The options are Disabled, EFI, and Legacy.
Serial ATA Port 0~ Port 5
This item displays the information detected on the installed SATA drives on the
particular SATA port.
Model number of drive and capacity
Software Preserve Support
Port 0~ Port 5
Select Enabled to enable a SATA port specied by the user. The options are
Disabled and Enabled.
Port 0 ~ Port 5 Hot Plug
This feature designates this port for hot plugging. Set this item to Enabled for
hot-plugging support, which will allow the user to replace a SATA drive without
shutting down the system. The options are Enabled and Disabled.
Port 0 ~ Port 5 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to start a COMRE-
SET initialization to the device. The options are Enabled and Disabled.
Port 0 ~ Port 5 SATA Device Type
Use this item to specify if the SATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
4-20
Page 93
Chapter 4: AMI BIOS
sSATA Conguration
When this submenu is selected, the AMI BIOS automatically detects the presence
of the SATA devices that are supported by the SCU controller and displays the
following items:
sSATA Controller
This item enables or disables the onboard SATA controller supported by the Intel
SCU chip. The options are Enabled and Disabled.
Congure sSATA as
Select IDE to congure an sSATA drive specied by the user as an IDE drive. Select
AHCI to congure an sSATA drive specied by the user as an AHCI drive. Select
RAID to congure an sSATA drive specied by the user as a RAID drive. The op-
tions are IDE, AHCI, and RAID.
*If the item above "Congure sSATA as" is set to AHCI, the following items
will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the sSATA AHCI controller manages the power
usage of the sSATA link. The controller will put the link in a low power mode
during extended periods of I/O inactivity, and will return the link to an active state
when I/O activity resumes. The options are Enabled and Disabled.
sSATA Port 0~ Port 3
This item displays the information detected on the installed sSATA drives on the
particular sSATA port.
Model number of drive and capacity
Software Preserve Support
sSATA Port 0~ Port 3
Select Enabled to enable an sSATA port specied by the user. The options are
Disabled and Enabled.
sSATA Port 0 ~ Port 3 Hot Plug
This feature designates the sSATA port specied for hot plugging. Set this item
to Enabled for hot-plugging support, which will allow the user to replace an
sSATA disk drive without shutting down the system. The options are Enabled
and Disabled.
4-21
Page 94
X10SRW-F User’s Manual
sSATA Port 0 ~ Port 3 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to start a COMRE-
SET initialization to the device. The options are Enabled and Disabled.
Port 0 ~ Port 3 sSATA Device Type
Use this item to specify if the sSATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
*If the item above "Congure sSATA as" is set to IDE, the following items will display:
sSATA Port 0~ Port 3
This item indicates that an sSATA port specied by the user is not installed or
not detected.
Port 0 ~ Port 3 sSATA Device Type (Available when a SATA port is
detected)
Use this item to specify if the sSATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
*If the item above "Congure sSATA as" is set to RAID, the following items will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the SATA AHCI controller manages the power
usage of the SATA link. The controller will put the link in a low power mode during
extended periods of I/O inactivity, and will return the link to an active state when
I/O activity resumes. The options are Enabled and Disabled.
sSATA RAID Option ROM/UEFI Driver
Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy
driver for system boot. The options are Disabled, EFI, and Legacy.
sSATA Port 0~ Port 3
This item displays the information detected on the installed sSATA drives on the
particular sSATA port.
Model number of drive and capacity
Software Preserve Support
4-22
Page 95
Chapter 4: AMI BIOS
sSATA Port 0~ Port 3
Select Enabled to enable an sSATA port specied by the user. The options are
Disabled and Enabled.
sSATA Port 0 ~ Port 3 Hot Plug
This feature designates this port for hot plugging. Set this item to Enabled for
hot-plugging support, which will allow the user to replace an sSATA drive without
shutting down the system. The options are Enabled and Disabled.
sSATA Port 0 ~ Port 3 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to start a COMRE-
SET initialization to the device. The options are Enabled and Disabled.
Port 0 ~ Port 3 sSATA Device Type
Use this item to specify if the sSATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
Server ME (Management Engine) Conguration
This feature displays the following system ME conguration settings.
General ME Conguration
Operational Firmware Version
Recovery Firmware Version
ME Firmware Features
ME Firmware Status #1
ME Firmware Status #2
Current State
Error Code
PCIe/PCI/PnP Conguration
The following PCI information will be displayed:
PCI Bus Driver Version
4-23
Page 96
X10SRW-F User’s Manual
PCI Latency Timer
PCI AER (Advanced Error-Reporting) Support
Use this item to congure the PCI-X latency timer for a device installed on a PCI-X
bus. Select 64 to set the PCI-X latency timer to 64 PCI clock cycles. The options
are 32, 64, 96, 128, 160, 192, 224 and 248 (PCI Bus Clocks).
VGA Palette Snoop
Select Enabled to support VGA palette register snooping which will allow a PCI
card that does not contain its own VGA color palette to examine a video card pal-
ette and mimic it for proper color display. The options are Disabled and Enabled.
PERR# Generation Support
Select Enabled to allow a PCI device to generate a PERR (PCI/PCI-E Parity Error)
number for a PCI bus error event. The options are Enabled and Disabled.
SERR# Generation Support
Select Enabled to allow a PCI device to generate an SERR (System Error) number
for a PCI bus error event. The options are Enabled and Disabled.
Above 4G Decoding (Available if the system supports 64-bit PCI decoding)
Select Enabled to decode a PCI device that supports 64-bit in the space above 4G
Address. The options are Enabled and Disabled.
SR-IOV Support (Available if the system supports Single-Root Virtualization)
Select Enabled for Single-Root IO Virtualization support. The options are Enabled
and Disabled.
Maximum Payload
Select Auto for the system BIOS to automatically set the maximum payload value
for a PCI-E device to enhance system performance. The options are Auto, 128
Bytes and 256 Bytes.
Maximum Read Request
Select Auto for the system BIOS to automatically set the maximum size for a read
request for a PCI-E device to enhance system performance. The options are Auto,
128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.
ASPM Support
Use this item to set the Active State Power Management (ASPM) level for a PCI-E
device. Select Auto for the system BIOS to automatically set the ASPM level based
4-24
Page 97
Chapter 4: AMI BIOS
on the system conguration. Select Disabled to disable ASPM support. The options
are Disabled and Auto.
Warning: Enabling ASPM support may cause some PCI-E devices to fail!
MMIOHBase
Use this item to select the base memory size according to memory-address map-
ping for the IO hub. The base memory size must be between 4032G to 4078G. The
options are 56T, 48T, 24T, 512G, and 256G.\
MMIO High Size
Use this item to select the high memory size according to memory-address mapping
for the IO hub. The options are 256G, 128G, 512G, and 1024G.
RSC-R2UW-2E8R Slot1 PCI-E x8 (OPROM)/RSC-R2UW-4E8 Slot4 PCI-E x8 (OPROM)/RSC-R2UW-4E8 Slot3 PCI-E x8 (OPROM)/RSC-R2UW-4E8 Slot1 PCI-E x8 (OPROM)/ RSC-R2UW-4E8 Slot2 PCI-E x8 (OPROM)
Select Enabled to enable Option ROM support to boot the computer using a de-
vice installed on the slot specied by the user. The options are Disabled, Legacy
and EFI.
Onboard LAN1 Option ROM/Onboard LAN2 Option ROM
Use this option to select the type of device installed in LAN Port1 or LAN Port2
used for system boot. The default setting for LAN1 Option ROM is PXE, and the
default setting for LAN2 Option ROM is Disabled.
VGA Priority
Use this item to select the graphics device to be used as the primary video display
at bootup. The options are Onboard and Offboard.
Network Stack
Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Unied
Extensible Firmware Interface) for network stack support. The options are Enabled
and Disabled.
Ipv6 PXE Support (Available when Network Stack is set to Enabled)
Select Enabled to enable Ipv6 PXE (Preboot Execution Environment) for boot sup-
port. If this feature is set to Disabled, Ipv6 PXE boot option will not be supported.
The options are Enabled and Disabled.
4-25
Page 98
X10SRW-F User’s Manual
Super IO Conguration
Super IO Chip AST2400
Serial Port 1 Conguration/Serial Port 2 Conguration
Serial Port 1/Serial Port 2
Select Enabled to enable the onboard serial port specied by the user. The options
are Enabled and Disabled.
Device Settings
This item displays the base I/O port address and the Interrupt Request address of
a serial port specied by the user.
Change Port 1 Settings/Change Port 2 Settings
This feature species the base I/O port address and the Interrupt Request address
of Serial Port 1or Serial Port 2. Select Auto for the BIOS to automatically assign
the base I/O and IRQ address to a serial port specied.
The options for Serial Port 1 are Auto, (IO=3F8h; IRQ=4), (IO=3F8h; IRQ=3, 4, 5,
6, 7, 9, 10, 11, 12), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12); (IO=3E8h; IRQ=3,
4, 5, 6, 7, 9, 10, 11, 12), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12).
The options for Serial Port 2 are Auto, (IO=3F8h; IRQ=4), (IO=3F8h; IRQ=3, 4, 5,
6, 7, 9, 10, 11, 12), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12); (IO=3E8h; IRQ=3,
4, 5, 6, 7, 9, 10, 11, 12), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12).
Serial Port 2 Attribute
Select SOL to use COM Port 2 as a Serial_Over_LAN (SOL) port for console redi-
rectoin. The options are COM and SOL.
Serial Port Console Redirection
COM 1 Console Redirection
Select Enabled to enable COM Port 1 for Console Redirection, which will allow a
client machine to be connected to a host machine at a remote site for networking.
The options are Enabled and Disabled.
*If the item above set to Enabled, the following items will become available
for conguration:
4-26
Page 99
Chapter 4: AMI BIOS

COM1 Console Redirection

Terminal Type
This feature allows the user to select the target terminal emulation type for Con-
sole Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to
add color and function key support. Select ANSI to use the Extended ASCII Char-
acter Set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters
into one or more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.
Bits Per second
Use this item to set the transmission speed for a serial port used in Console
Redirection. Make sure that the same speed is used in the host computer and the
client computer. A lower transmission speed may be required for long and busy
lines. The options are 9600, 19200, 38400, 57600 and 115200 (bits per second).
Data Bits
Use this feature to set the data transmission size for Console Redirection. The
options are 7 (Bits) and 8 (Bits).
Parity
A parity bit can be sent along with regular data bits to detect data transmission
errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits
is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits
is odd. Select None if you do not want to send a parity bit with your data bits
in transmission. Select Mark to add a mark as a parity bit to be sent along with
the data bits. Select Space to add a Space as a parity bit to be sent with your
data bits. The options are None, Even, Odd, Mark and Space.
Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard
serial data communication. Select 2 Stop Bits if slower devices are used. The
options are 1 and 2.
Flow Control
Use this item to set the ow control for Console Redirection to prevent data
loss caused by buffer overow. Send a "Stop" signal to stop sending data when
the receiving buffer is full. Send a "Start" signal to start sending data when the
receiving buffer is empty. The options are None and Hardware RTS/CTS.
VT-UTF8 Combo Key Support
Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100
terminals. The options are Enabled and Disabled.
4-27
Page 100
X10SRW-F User’s Manual
Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text
messages to a remote server. The options are Disabled and Enabled.
Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Dis-
abled and Enabled.
Legacy OS Redirection Resolution
Use this item to select the number of rows and columns used in Console Redi-
rection for legacy OS support. The options are 80x24 and 80x25.
Putty KeyPad
This feature selects Function Keys and KeyPad settings for Putty, which is a
terminal emulator designed for the Windows OS. The options are VT100, LINUX,
XTERMR6, SCO, ESCN, and VT400.
Redirection After BIOS Post
Use this feature to enable or disable legacy Console Redirection after BIOS
POST. When set to Bootloader, legacy Console Redirection is disabled before
booting the OS. When set to Always Enable, legacy Console Redirection remains
enabled when booting the OS. The options are Always Enable and Bootloader.
SOL/COM2
SOL/COM2 Console Redirection
Select Enabled to use the SOL port for Console Redirection. The options are En-
abled and Disabled.
*If the item above set to Enabled, the following items will become available
for user's conguration:

SOL/COM2 Console Redirection Settings

Use this feature to specify how the host computer will exchange data with the client
computer, which is the remote computer used by the user.
Terminal Type
Use this feature to select the target terminal emulation type for Console Redirec-
tion. Select VT100 to use the ASCII Character set. Select VT100+ to add color
and function key support. Select ANSI to use the Extended ASCII Character Set.
Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or
more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.
4-28
Loading...