The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes
no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update
or to keep current the information in this manual, or to notify any person or organization of the updates. Please Note:
For the most up-to-date version of this manual, please see our website at www.supermicro.com.
Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual
at any time and without notice. This product, including software and documentation, is the property of Supermicro and/
or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except
as expressly permitted by the terms of said license.
IN NO EVENT WILL Super Micro Computer, Inc. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL,
SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT
OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER
MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED
OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING,
INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the
State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution
of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.
FCC Statement: This equipment has been tested and found to comply with the limits for a Class A digital device
pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful
interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can
radiate radio frequency energy and, if not installed and used in accordance with the manufacturer’s instruction manual,
may cause harmful interference with radio communications. Operation of this equipment in a residential area is likely
to cause harmful interference, in which case you will be required to correct the interference at your own expense.
California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate warning applies only
to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate Material-special handling may apply.
See www.dtsc.ca.gov/hazardouswaste/perchlorate”.
WARNING: Handling of lead solder materials used in this product may expose you to lead, a
chemical known to the State of California to cause birth defects and other reproductive harm.
The products sold by Supermicro are not intended for and will not be used in life support systems, medical equipment,
nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency communication devices or other critical
systems whose failure to perform be reasonably expected to result in signicant injury or loss of life or catastrophic
property damage. Accordingly, Supermicro disclaims any and all liability, and should buyer use or sell such products
for use in such ultra-hazardous applications, it does so entirely at its own risk. Furthermore, buyer agrees to fully
indemnify, defend and hold Supermicro harmless for and against any and all claims, demands, actions, litigation, and
proceedings of any kind arising out of or related to such ultra-hazardous use or sale.
Manual Revision 1.0a
Release Date: August 23, 2016
Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this
document. Information in this document is subject to change without notice. Other products and companies referred
to herein are trademarks or registered trademarks of their respective companies or mark holders.
This manual is written for system integrators, IT technicians and knowledgeable end users.
It provides information for the installation and use of the X10SRM-F/-TF motherboard.
About This Motherboard
The Super X10SRM-F/-TF motherboard supports an Intel® Xeon® E5-1600/E5-2600 v3/v4
processor in an LGA 2011 (R3) socket. With support of the Intel C612 chipset, DDR4 ECC
memory, SATA 3.0, M.2 NGFF, and Trusted Platform Module (TPM), this motherboard offers
a compact cost-effective solution, optimized for embedded and fast storage. Please note that
this motherboard is intended to be installed and serviced by professional technicians only.
For processor/memory updates, please refer to our website at http://www.supermicro.com/
products/.
Conventions Used in the Manual
Special attention should be given to the following symbols for proper installation and to prevent
damage done to the components or injury to yourself:
Warning! Indicates important information given to prevent equipment/property damage
or personal injury.
Warning! Indicates high voltage may be encountered when performing a procedure.
Important: Important information given to ensure proper system installation or to
relay safety precautions.
Note: Additional Information given to differentiate various models or provides information for correct system setup.
D.2 Recovering the UEFI BIOS Image ...................................................................................123
D.3 Recovering the BIOS Block with a USB Device ..............................................................123
7
Page 8
X10SRM-F/-TF User Manual
Notes
8
Page 9
Chapter 1: Introduction
Chapter 1
Introduction
Congratulations on purchasing your computer motherboard from an industry leader. Supermicro
boards are designed to provide you with the highest standards in quality and performance.
In additon to the motherboard, several important parts that are included with the system are
listed below. If anything listed is damaged or missing, please contact your retailer.
1.1 Checklist
Main Parts List
DescriptionPart NumberQuantity
Supermicro MotherboardX10SRM-F/-TF1
SATA CablesCBL-0044L6
I/O ShieldMCP-260-00042-0N1
Quick Reference GuideMNL-1845-QRG1
Important Links
For your system to work properly, please follow the links below to download all necessary
drivers/utilities and the user’s manual for your server.
• If you have any questions, please contact our support team at: support@supermicro.com
This manual may be periodically updated without notice. Please check the Supermicro website
for possible updates to the manual revision level.
9
Page 10
X10SRM-F/-TF User Manual
Figure 1-1. X10SRM-F Motherboard Image
Note: All graphics shown in this manual were based upon the latest PCB revision
available at the time of publication of the manual. The motherboard you received may
or may not look exactly the same as the graphics shown in this manual.
10
Page 11
Figure 1-2. X10SRM-TF Motherboard Image
Chapter 1: Introduction
11
Page 12
X10SRM-F/-TF User Manual
JPB1
JI2C1
JI2C2
JPME2
JIPMB1
JNVI2C1
LEDPWR
LE8
LEDBMC
JPCIE4
CPU1 SLOT4 PCI-E 3.0 X8
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
Figure 1-3. X10SRM-F/-TF Motherboard Layout
(not drawn to scale)
LAN1
USB6/7
(3.0)
JPCIE6
CPU1 SLOT6 PCI-E 3.0 X16
SRW5
SRW4
SRW3
LE1
JUIDB1
JOH1
BAR CODEBAR CODE
VGA
FAN5
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
LAN2
LAN
CONTROLLER
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JD1
JWD1
JP3
JL1
CLOSE 1st
USB2/3
USB4/5
USB8/9 (3.0)
BT1
JBT1
JS1
I-SGPIO1
USB10 (3.0)
FANA
I-SGPIO2
JPUSB1
INTEL PCH
SP1
JMD1
CPU
I-SATA0
I-SATA4
I-SATA1
I-SATA2
I-SATA3
JSD2
JSD1
I-SATA5
JPH2
DIMMD1
DIMMC1
FAN3
JVRM2
JVRM1
Difference between X0SRM-F/-TF
X10SRM-FX10SRM-TF
LAN PortsDual 1GBase-T i350Dual 10GBase-T X550
OPEN 1st
FAN2
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
Note: Components not documented are for internal testing only.
12
Page 13
Quick Reference
LEDPWR
LEDPWR
JIPMB1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
JL1
LEDBMC
JNVI2C1
USB2/3
USB4/5
USB8/9 (3.0)
USB10 (3.0)
FANA
LE8
JS1
I-SGPIO1
JIPMB1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
I-SGPIO1
LE8
JPCIE4
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
I-SGPIO2
FANA
JPUSB1
LEDBMC
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
BT1
JBT1
I-SATA0
INTEL PCH
I-SATA2
SP1
JPUSB1
I-SATA3
Chapter 1: Introduction
USB6/7 (3.0)
JUIDB1
JVGA
LAN2
LAN1
LE1
JPCIE6
CPU1 SLOT6 PCI-E 3.0 X16
SRW5
SRW5
SRW4
SRW3
SRW3
JMD1
LE1
JUIDB1
JOH1
JOH1
SRW4
JMD1
VGA
FAN5
FAN5
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
BAR CODE BAR CODE
CLOSE 1st
LAN2
LAN
CONTROLLER
LAN1
CPU
I-SATA4
I-SATA0
I-SATA4
I-SATA1
I-SATA1
JSD2
I-SATA2
I-SATA3
SP1
JSD2
JSD1
JSD1
I-SATA5
JPH2
I-SATA5
JPH2
DIMMC1
DIMMD1
FAN3
JVRM1
FAN3
JVRM2
JVRM1
USB6/7
(3.0)
OPEN 1st
FAN2
JVRM2
IPMI_LAN
USB0/1
IPMI_LAN
USB0/1
JPL1
JPL1
DIMMA1
DIMMB1
FAN2
COM1
JSTBY1
FAN1
JCOM1
COM2
JPG1
COM2
JPG1
JSTBY1
JTPM1
FAN4
JTPM1
FAN4
JF1
JF1
DIMMC1
DIMMD1
JPH1
DIMMB1
DIMMA1
JPH1
JPV1
JPV1
JPW1
JPW1
JPI2C1
JPI2C1
FAN1
Notes:
• See Chapter 2 for detailed information on jumpers, I/O ports, and JF1 front panel con-
nections.
• " " indicates the location of Pin 1.
• Jumpers/LED indicators not indicated are used for testing only.
• Please refer to the table on page 10 to see model variations.
• Use only the correct type of onboard CMOS battery as specied by the manufacturer. Do
not install the onboard battery upside down to avoid possible explosion.
Note: The table above is continued on the next page.
16
Page 17
Motherboard Features
I/O Devices
•
Serial (COM) Port
• One (1) serial port on the rear I/O panel (COM1)
• One (1) front accessible serial port header (COM2)
• Six (6) SATA 3.0 ports supported by Intel PCH (I-SATA 0-5)
• SATA 3.0
• Four (4) SATA 3.0 ports via I-PASS connector (JS1)
• I-SATA4 & I-SATA5 are SuperDOM connectors
• RAID (PCH)• RAID 0, 1, 10
• Video (VGA) Port• One (1) VGA connection on the rear I/O panel
Peripheral Devices
•
Two (2) USB 2.0 ports on the rear I/O panel (USB0/1)
• Two (2) USB 3.0 ports on the rear I/O panel (USB6/7)
• Two (2) front accessible USB 2.0 headers with two (2) USB connections (USB2/3, USB4/5)
• One (1) front accessible USB 3.0 header with two (2) USB connections (USB8/9)
• One (1) Type-A USB 3.0 header (USB10)
Chapter 1: Introduction
BIOS
•
128Mb AMI BIOS® SPI Flash BIOS
• ACPI 3.0 or later, Plug and Play (PnP), BIOS rescue hot-key, Riser Card auto detection support, Dual Boot_Block support,
and SMBIOS 2.7 or later
Power Management
•
ACPI power management
• SuperDoctor® 5
• Power button override mechanism
• Power-on mode for AC power recovery
• Power supply monitoring
System Health Monitoring
•
Onboard voltage monitoring for +1.8V, +3.3V, +5V, +/-12V, +3.3V stdby, +5V stdby, VBAT, HT, memory, PCH temperature,
system temperature, and memory temperature
• CPU 5-phase switching voltage regulator
• CPU thermal trip support
• PECI/TSI
Fan Control
•
Low-noise fan speed control
System Management
•
IPMIView, SMCIPMITOOL, IPMICFG
• SPM, SUM In-Band, SUM-OOB
• SuperDoctor® 5
• Chassis intrusion header and detection
• Server Platform Service
• Silicon enabling
• Single cooling zone
Note: The table above is continued on the next page.
17
Page 18
X10SRM-F/-TF User Manual
LED Indicators
•
CPU/system overheat LED
• Power/suspend-state indicator LED
• Fan failed LED
• UID/remote UID
• HDD activity LED
• LAN activity LED
Dimensions
•
9.6" (L) x 9.6" (W) uATX (243.84mm x 243.84mm)
Note 1: The CPU maximum thermal design power (TDP) is subject to chassis and
heatsink cooling restrictions. For proper thermal management, please check the chas-
sis and heatsink specications for proper CPU TDP sizing.
Motherboard Features
Note 2: For IPMI conguration instructions, please refer to the Embedded IPMI Con-
guration User's Guide available at http://www.supermicro.com/support/manuals/.
Note 3: It is strongly recommended that you change BMC log-in information upon initial system power-on. The manufacture default username is ADMIN and the password
is ADMIN. For proper BMC conguration, please refer to http://www.supermicro.com/
products/info/les/IPMI/Best_Practices_BMC_Security.pdf
18
Page 19
SLOT 4
PCI-E X8 SLOT
SLOT 5
PCI-E X8 SLOT
SLOT 6
PCI-E X16 SLOT
#1-1
#1-3
#1-2
DDRIV
1866/2133
#1-4
One DIMM Per Channel
PCI-E X8 G3
Lane Reversal
PCI-E X8 G3
PCI-E X16 G3
Figure 1-4.
System Block Diagram
VR12.5
5 PHASE
145W
CPU0
SNB CORE
DDR-IV
#3CD#2#3AB#1 AB
DMI2
DMI2
4GB/s
Chapter 1: Introduction
JLAN1
RJ45
Shared LAN
JLAN2
RJ45
LAN3
RJ45
Dedicated LAN
DDR3
BMC Boot Flash
VGA CONN
1G/10G (BOM option)
1G/10G (BOM option)
Realtek
RTL8211F-CG
PHY
SPI
Temp Sensor
W83773G
RGMII
<=1.758W (average)
2.3W (Peak)
COM1
Connector
i350
/X550
RMII/NCSI
BMC
AST2400
3.3STBY:0.5A
COM2
header
PCI-E X8 G3
BIOS
SPI Switch
SPI
SPI
PCI-E X1 G2
USB 2.0
SPI
LPC
FAN SPEED
CTRL
1.05 PCH
1.05 ASW
1.5 PCH
PVCCIO 1.0/0.95
5V:1.2A
3.3V:0.1A
3.3 STBY:0.2A
TDP: 5W (SERVER)
Idle:0.45W
#3
#7 USB2.0
TPM HEADER
Debug Card
PCH
S-SATA
#0 ~ #3
I-SATA
USB2.0
#2#3#10~#12
USB3.0
#1 ~ #5
USB2.0
#0#1#4#5
#8#9
#5 ~ #8
BIOS
HEADER
SPI
6.0 Gb/S
6.0 Gb/S
USB 2.0
USB 3.0
USB 2.0
PCIe
Gen2 X4
The four ports are ipass type RSTe 4.0
with RAID 0/1/10 FW RAID SGPIO
iPASS
#5
#4
#0
#2
#1
#3
USB 3.0
USB 2.0
Port 0 ~ port 5 are SATA ports
Only Port 4 and port 5 with SATA DOM supported
RSTe 4.0 with RAID 0/1/10 FW RAID
SGPIO
SATA
5x USB 3.0 (2x rear, 2x header, 1x type A)
6x USB 3.0 (2x rear, 4x header)
SLOT 7
M.2
Note: This is a general block diagram and may not exactly represent the features on
your motherboard. See the previous pages for the actual specications of your motherboard.
19
Page 20
X10SRM-F/-TF User Manual
1.2 Processor and Chipset Overview
Built upon the functionality and capability of the Intel® Xeon® E5-1600/E5-2600 v3/v4
series processors (Socket R3) and the Intel C612 PCH, the X10SRM-F/-TF motherboard
provides system performance, power efciency, and feature sets to address the needs of
next-generation computer users.
With the support of the new Intel® Microarchitecture 22nm Process Technology, the X10SRMF/-TF dramatically increases system performance for a multitude of server applications.
The PCH C612 chip provides Enterprise SMbus support, including the following features:
• DDR4 288-pin memory support on Socket R3
• Hybrid clock support capable of extending to most 2S platforms
• Support for Management Engine (ME)
• Support of SMBus speeds of up to 400KHz for BMC connectivity
• Improved I/O capabilities to high-storage-capacity congurations
• SPI Enhancements
• Intel® Node Manager 3.0 for advanced power monitoring, capping and management for
BMC enhancement (see note below).
• BMC supports remote management, virtualization, and the security package for enterprise
platforms
Note: Note Manager support depends on the power supply used in your system.
1.3 Special Features
Recovery from AC Power Loss
The Basic I/O System (BIOS) provides a setting that determines how the system will respond
when AC power is lost and then restored to the system. You can choose for the system to
remain powered off (in which case you must press the power switch to turn it back on), or
for it to automatically return to the power-on state. See the Advanced BIOS Setup section
for this setting. The default setting is Last State
20
Page 21
Chapter 1: Introduction
1.4 System Health Monitoring
Onboard Voltage Monitors
An onboard voltage monitor will scan the voltages of onboard chipset, memory, CPU, and
battery continuously. Once a voltage becomes unstable, a warning is given, or an error
message is sent to the screen. The user can adjust the voltage thresholds to dene the
sensitivity of the voltage monitor.
Fan Status Monitor with Firmware Control
The system health monitor embedded in the BMC chip can check the RPM status of the
cooling fans. The CPU and chassis fans are controlled via lPMI.
Environmental Temperature Control
System Health sensors monitor temperatures and voltage settings of onboard processors
and the system in real time via the IPMI interface. Whenever the temperature of the CPU or
the system exceeds a user-dened threshold, system/CPU cooling fans will be turned on to
prevent the CPU or the system from overheating
Note: To avoid possible system overheating, please be sure to provide adequate air-
ow to your system.
System Resource Alert
This feature is available when used with SuperDoctor 5® in the Windows OS or in the Linux
environment. SuperDoctor is used to notify the user of certain system events. For example,
you can congure SuperDoctor to provide you with warnings when the system temperature,
CPU temperatures, voltages and fan speeds go beyond a predened range.
1.5 ACPI Features
ACPI stands for Advanced Conguration and Power Interface. The ACPI specication denes
a exible and abstract hardware interface that provides a standard way to integrate power
management features throughout a computer system, including its hardware, operating
system and application software. This enables the system to automatically turn on and off
peripherals such as CD-ROMs, network cards, hard disk drives and printers.
In addition to enabling operating system-directed power management, ACPI also provides a
generic system event mechanism for Plug and Play, and an operating system-independent
interface for conguration control. ACPI leverages the Plug and Play BIOS data structures,
while providing a processor architecture-independent implementation that is compatible with
Windows 7, Windows 8, and Windows 2012 Operating Systems.
21
Page 22
X10SRM-F/-TF User Manual
1.6 Power Supply
As with all computer products, a stable power source is necessary for proper and reliable
operation. It is even more important for processors that have high CPU clock rates.
The X10SRM-F-/-TF motherboard accommodates 24-pin ATX power supplies with 8-pin (Pin 1 ~ Pin 4 is GND; Pin 5 ~ Pin 8 is +12V main power) connections, or power supplies with
only 8-pin (Pin 1 ~ Pin 4 is GND; Pin 5 ~ Pin 8 is +12V standby power) connections.
Although most power supplies generally meet the specications required by the CPU, some
are inadequate.
Warning: To avoid damaging the power supply or the motherboard, be sure to use a
power supply that contains a 24-pin and an 8-pin power connector, or only an 8-pin
power connector. You may either connect the power supply to both the 24-pin power
connector (JPW1) and the 8-pin power connector (JPV1) on the motherboard, or only
the 8-pin power connector.
It is strongly recommended that you use a high quality power supply that meets ATX power
supply Specication 2.02 or above. It must also be SSI compliant. (For more information,
please refer to the website at http://www.ssiforum.org/). Additionally, in areas where noisy
power transmission is present, you may choose to install a line lter to shield the computer
from noise. It is recommended that you also install a power surge protector to help avoid
problems caused by power surges.
1.7 Serial Port
The X10SRM-F/-TF motherboard supports two serial communication connections. COM Ports
1 and 2 can be used for input/output. The UART provides legacy speeds with a baud rate of
up to 115.2 Kbps as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s,
which support high-speed serial communication devices.115.2 Kbps as well as an advanced
speed with baud rates of 250 K, 500 K, or 1 Mb/s, which support higher speed modems.
22
Page 23
Chapter 2: Installation
Chapter 2
Installation
2.1 Static-Sensitive Devices
Electrostatic Discharge (ESD) can damage electronic com ponents. To avoid damaging your
system board, it is important to handle it very carefully. The following measures are generally
sufcient to protect your equipment from ESD.
Precautions
• Use a grounded wrist strap designed to prevent static discharge.
• Touch a grounded metal object before removing the board from the antistatic bag.
• Handle the motherboard by its edges only; do not touch its components, peripheral chips,
memory modules or gold contacts.
• When handling chips or modules, avoid touching their pins.
• Put the motherboard and peripherals back into their antistatic bags when not in use.
• For grounding purposes, make sure your computer chassis provides excellent conductivity
between the power supply, the case, the mounting fasteners and the motherboard.
• Use only the correct type of onboard CMOS battery. Do not install the onboard battery
upside down to avoid possible explosion.
Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking
the motherboard, make sure that the person handling it is static protected.
23
Page 24
X10SRM-F/-TF User Manual
2.2 Motherboard Installation
All motherboards have standard mounting holes to t different types of chassis. Make sure
that the locations of all the mounting holes for both the motherboard and the chassis match.
Although a chassis may have both plastic and metal mounting fasteners, metal ones are
highly recommended because they ground the motherboard to the chassis. Make sure that
the metal standoffs click in or are screwed in tightly. Then use a screwdriver to secure the
motherboard onto the motherboard tray.
Philips
Screwdriver
(1)
Tools Needed
LEDPWR
JIPMB1
LE8
LEDBMC
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
I-SGPIO1
USB10 (3.0)
FANA
JPCIE4
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
Philips Screws
(8)
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
JPCIE6
CPU1 SLOT6 PCI-E 3.0 X16
LE1
SRW5
SRW4
JUIDB1
VGA
FAN5
JOH1
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
LAN2
LAN
CONTROLLER
BAR CODE BAR CODE
CLOSE 1st
JMD1
I-SATA0
I-SATA4
I-SATA1
I-SATA2
I-SATA3
SP1
JSD2
JSD1
I-SATA5
DIMMD1
DIMMC1
JPH2
Standoffs (8)
Only if Needed
COM1
JSTBY1
IPMI_LAN
USB0/1
DIMMA1
DIMMB1
JPG1
JPL1
JTPM1
JPV1
JPI2C1
FAN1
COM2
FAN4
JF1
JPH1
JPW1
Location of Mounting Holes
Note: 1) To avoid damaging the motherboard and its components, please do not use
force greater than 8 lb/inch on each mounting screw during motherboard installation.
2) Some components are very close to the mounting holes. Please take precautionary measures to avoid damaging these components when installing the motherboard
to the chassis.
24
Page 25
Chapter 2: Installation
Installing the Motherboard
1. Install the I/O shield into the back of the chassis.
2. Locate the mounting holes on the motherboard. See the previous page for the location.
3. Locate the matching mounting holes on the chassis. Align the mounting holes on the
motherboard against the mounting holes on the chassis.
4. Install standoffs in the chassis as needed.
5. Install the motherboard into the chassis carefully to avoid damaging other motherboard
components.
6. Using the Phillips screwdriver, insert a Phillips head #6 screw into a mounting hole on
the motherboard and its matching mounting hole on the chassis.
7. Repeat Step 5 to insert #6 screws into all mounting holes.
8. Make sure that the motherboard is securely placed in the chassis.
Note: Images displayed are for illustration only. Your chassis or components might
look different from those shown in this manual.
25
Page 26
X10SRM-F/-TF User Manual
2.3 Processor and Heatsink Installation
Warning: When handling the processor package, avoid placing direct pressure on the label
area of the fan.
Important:
• Always connect the power cord last, and always remove it before adding, removing or
changing any hardware components. Make sure that you install the processor into the
CPU socket before you install the CPU heatsink.
• If you buy a CPU separately, make sure that you use an Intel-certied multi-directional
heatsink only.
• Make sure to install the motherboard into the chassis before you install the CPU heatsink.
• When receiving a motherboard without a processor pre-installed, make sure that the plastic
CPU socket cap is in place and none of the socket pins are bent; otherwise, contact your
retailer immediately.
• Refer to the Supermicro website for updates on CPU support.
Installing the LGA2011 Processor
1. There are two load levers on the LGA2011 socket. To open the socket cover, rst press
and release the load lever labeled 'Open 1st'.
1
OPEN 1st
Press down
on
Load Lever
labeled 'Open 1st'.
2
OPEN 1st
Note: All graphics, drawings and pictures shown in this manual are for illustration only.
The components that came with your machine may or may not look exactly the same
as those shown in this manual.
26
Page 27
Chapter 2: Installation
2. Press the second load lever labeled 'Close 1st' to release the load plate that covers the
CPU socket from its locking position.
12
Press down on
Lever 'Close 1st'
OPEN 1st
Load
Pull lever away from
the socket
OPEN 1st
3. With the lever labelled 'Close 1st' fully retracted, gently push down on the lever labelled
'Open 1st' to open the load plate. Lift the load plate to open it completely.
12
Gently push
down to pop the
load plate open.
OPEN 1st
4. Use your thumb and the index nger to loosen the lever and open the load plate.
Note: All graphics, drawings and pictures shown in this manual are for illustration only.
The components that came with your machine may or may not look exactly the same
as those shown in this manual.
27
Page 28
X10SRM-F/-TF User Manual
5. Using your thumb and index nger, hold the CPU on its edges. Align the CPU keys,
which are semi-circle cutouts, against the socket keys.
Socket Keys
CPU Keys
6. Once they are aligned, carefully lower the CPU straight down into the socket. (Do not
drop the CPU on the socket. Do not move the CPU horizontally or vertically. Do not rub
the CPU against the surface or against any pins of the socket to avoid damaging the
CPU or the socket.)
Note: You can only install the CPU inside the socket in one direction. Make sure that
it is properly inserted into the CPU socket before closing the load plate. If it doesn't
close properly, do not force it as it may damage your CPU. Instead, open the load
plate again and double-check that the CPU is aligned properly.
28
Page 29
Chapter 2: Installation
7. With the CPU inside the socket, inspect the four corners of the CPU to make sure that
the CPU is properly installed.
12
Gently close
the load plate.
Push down and lock the
lever labelled 'Close 1st'.
OPEN 1st
8. Close the load plate with the CPU inside the socket. Lock the lever labelled 'Close 1st'
rst, then lock the lever labelled 'Open 1st' second. Using your thumb gently push the
load levers down to the lever locks.
34
Lever Lock
OPEN 1st
Push down and
lock the lever
labelled 'Open 1st'.
OPEN 1st
Lever Lock
29
Page 30
X10SRM-F/-TF User Manual
Installing a Passive CPU Heatsink
1. Do not apply any thermal grease to the heatsink or the CPU die -- the required amount
has already been applied.
2. Place the heatsink on top of the CPU so that the four mounting holes are aligned with
those on the Motherboard and the Heatsink Bracket underneath.
3. Screw in two diagonal screws (i.e., the #1 and the #2 screws) until just snug ( do not
over-tighten the screws to avoid possible damage to the CPU.)
4. Finish the installation by fully tightening all four screws.
Screw#1
Direction of the
OPEN 1st
airow
Screw#2
Mounting Holes
Note 1: Please use the narrow type heatsink model: SNK-P0047PS.
Note 2: For optimized airow, please follow your chassis airow direction to properly
install the heatsink. Graphic drawings included in this manual are for reference only.
They might look different from the components installed in your system.
30
Page 31
Chapter 2: Installation
Removing the Heatsink
Warning: We do not recommend that the CPU or the heatsink be removed. However, if you
do need to uninstall the heatsink, please follow the instructions below to uninstall the heatsink
to prevent damage done to the CPU or the CPU socket.
1. Unscrew the heatsink screws from the motherboard in the sequence as shown in the
illustration below.
2. Gently wriggle the heatsink to loosen it from the CPU. Do not use excessive force when
wriggling the heatsink!
3. Once the CPU is loosened from the socket, remove the CPU from the CPU socket.
4. Remove the used thermal grease and clean the surface of the CPU and the heatsink,
Reapply the proper amount of thermal grease on the surface before reinstalling the CPU
and the heatsink.
Loosen screws
in the sequence
as shown.
Screw#1
Motherboard
Screw#4
Screw#3
Direction of
the airow
Screw#2
Notes: 1. For optimized airow, please follow your chassis airow direction to properly
install the heatsink. 2. Graphics shown in this manual are for reference only. They may
or may not look the same as the components installed in your system.
31
Page 32
X10SRM-F/-TF User Manual
2.4 Memory Support and Installation
Note: Check the Supermicro website for recommended memory modules.
Important: Exercise extreme care when installing or removing DIMM modules to pre-
vent any possible damage.
Memory Support
The X10SRM-F/-TF supports up to 128GB of 2133MHz Registered (RDIMM) or 256GB of
2400MHz Load Reduced (LRDIMM) DDR4 ECC memory in four memory slots. Populating
these DIMM modules with a pair of memory modules of the same type and size will result in
interleaved memory, which will improve memory performance.
Note: 2400MHz speed is only supported when using the Intel Xeon E5-2600 v4
processor and LRDIMM memory. Intel Xeon E5-1600/E5-2600 v3 series processors only support memory frequency up to 2133MHz.
DIMM Module Population Conguration
For optimal memory performance, follow the tables below when populating memory.
Processors and their Corresponding Memory Modules
CPU#Corresponding DIMM Modules
CPUDIMMA1DIMMB1DIMMC1DIMMD2
Memory Module Population for Optimal Performance
Number of
DIMMs
2 DIMMsDIMMA1/DIMMB1
4 DIMMsDIMMA1/DIMMB1, DIMMC1/DIMMD1
DIMM Slots
per Channel
1DDR4 ECC
Memory Population Conguration Table
(For memory to work properly, please follow the instructions below.)
Memory Module Population
DIMM Type
POR Speeds
(MHz)
2400 (LRDIMM),
2133,1866,
1600, 1333
Ranks per
DIMM
SR, DR6SPS1.2V
Layer
Count
FW Base
Supported
Voltage
Memory Module Population
Max Memory
Possible
Single Rank
UDIMM
Dual Rank
UDIMMs
4GB DRAM
Technology
16GB
(4x 4GB DIMMs)
32GB
(4x 8GB DIMMs)
32
8GB DRAM
Technology
32GB
(4x 8GB DIMMs)
64GB
(4x 16GB DIMMs)
Page 33
Chapter 2: Installation
Ranks Per
and
Speed (MT/s); Voltage (V);
Channel (DPC)
Slot Per Channel (SPC) and DIMM Per
DIMM Capacity
Type
DIMM
Data
(GB)
Width
4Gb8Gb
RDIMMSRx48GB16GB
RDIMMSRx84GB8GB
RDIMMDRx88GB16GB
RDIMMDRx416GB32GB
LRDIMMQRx432GB64GB
LRDIMM
3DS
8Rx464GB128GB
1 Slot Per
Channel
1DPC1DPC2DPC
1.2V1.2V1.2V
2 Slots Per Channel
240024002133
240024002133
240024002133
240024002133
240024002400
240024002400
33
Page 34
X10SRM-F/-TF User Manual
DIMM Module Population Sequence
When installing memory modules, the DIMM slots should be populated in the following order:
DIMM A1, DIMMB1, then DIMMC1, DIMMD1.
• Always use DDR4 DIMM modules of the same type, size and speed.
• Mixed DIMM speeds can be installed. However, all DIMMs will run at the speed of the
slowest DIMM.
• The motherboard will support odd-numbered modules (1 or 3 modules installed). However,
for best memory performance, install DIMM modules in pairs to activate memory interleaving.
JPB1
JI2C1
JI2C2
JD1
JWD1
JP3
JL1
JPME2
JIPMB1
JNVI2C1
USB2/3
USB4/5
LEDPWR
LEDBMC
USB8/9 (3.0)
USB10 (3.0)
LE8
JS1
I-SGPIO1
FANA
JPCIE4
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
USB6/7
LAN1
(3.0)
IPMI_LAN
USB0/1
JPCIE6
CPU1 SLOT6 PCI-E 3.0 X16
SRW3
SRW5
SRW4
LE1
JUIDB1
VGA
FAN5
JOH1
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
LAN2
LAN
CONTROLLER
BAR CODE BAR CODE
CLOSE 1st
JMD1
CPU
I-SATA0
I-SATA4
I-SATA1
I-SATA2
I-SATA3
SP1
JSD2
JSD1
I-SATA5
JPH2
DIMMD1
DIMMC1
FAN3
OPEN 1st
DIMMB1
FAN2
JVRM2
JVRM1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
JPI2C1
FAN1
DIMMC1
DIMMD1
DIMMA1
DIMMB1
34
Page 35
DIMM Installation
1. Insert the desired number of DIMMs into
the memory slots, starting with DIMMA1
(Channel A, Slot 1). For best performance,
please use the memory modules of the
same type and speed.
2. Push the release tabs outwards on both
ends of the DIMM slot to unlock it.
3. Align the key of the DIMM module with the
receptive point on the memory slot.
4. Align the notches on both ends of the
module against the receptive points on the
ends of the slot.
Chapter 2: Installation
USB6/7
LE1
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JNVI2C1
CPU1 SLOT4 PCI-E 3.0 X8
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
I-SGPIO2
I-SGPIO1
USB10 (3.0)
FANA
JPUSB1
SRW5
JPCIE5
JPCIE6
SRW4
CPU1 SLOT5 PCI-E 3.0 X8
CPU1 SLOT6 PCI-E 3.0 X16
SRW3
BT1
JBT1
INTEL PCH
JMD1
I-SATA0
I-SATA4
I-SATA1
I-SATA2
I-SATA5
I-SATA3
SP1
JUIDB1
JOH1
MAC CODE
BAR CODE BAR CODE
JSD2
JSD1
JPH2
VGA
FAN5
X10SRM-F/-TF
REV:1.01
Designed in the USA
DIMMC1
LAN2
LAN1
LAN
CONTROLLER
CLOSE 1st
CPU
DIMMD1
FAN3
JVRM2
JVRM1
COM1
(3.0)
OPEN 1st
FAN2
COM2
JSTBY1
JPG1
IPMI_LAN
USB0/1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
5. Use two thumbs together to press the
notches on both ends of the module
straight down into the slot until the module
snaps into place.
6. Press the release tabs to the lock positions
to secure the DIMM module into the slot.
DIMM Removal
Press both release tabs on the ends of the
DIMM module to unlock it. Once the DIMM
module is loosened, remove it from the
memory slot.
Notches
Release Tabs
Press both notches
straight down into
the memory slot.
35
Page 36
X10SRM-F/-TF User Manual
2.5 Rear I/O Ports
See Figure 2-2 below for the locations and descriptions of the various I/O ports on the rear
of the motherboard.
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JPCIE5
JNVI2C1
CPU1 SLOT4 PCI-E 3.0 X8
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JBT1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
I-SGPIO2
I-SGPIO1
USB10 (3.0)
FANA
JPUSB1
JPCIE6
CPU1 SLOT5 PCI-E 3.0 X8
CPU1 SLOT6 PCI-E 3.0 X16
BT1
INTEL PCH
I-SATA2
SP1
JOH1
SRW4
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
JSD1
I-SATA5
I-SATA3
JPH2
LAN2
VGA
FAN5
CONTROLLER
CLOSE 1st
DIMMD1
DIMMC1
USB6/7
LAN1
(3.0)
IPMI_LAN
USB0/1
JPL1
LAN
CPU
OPEN 1st
DIMMA1
DIMMB1
FAN3
FAN2
JVRM2
JVRM1
Figure 2-2. I/O Port Locations and Denitions
COM1
COM2
JSTBY1
JPG1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
JPI2C1
FAN1
2
1987
3
4
5
6
Rear I/O Ports
#Description#Description
1.COM Port 16.USB7 (3.0)
2.IPMI Dedicated LAN7.LAN1
3USB08LAN2
4USB19VGA Port
5.USB6 (3.0)10UID Switch
36
1
10
Page 37
Chapter 2: Installation
VGA Port
A video (VGA) port is located next to LAN2 on the I/O back panel. Refer to the board layout
below for the location.
Serial Ports
Two COM connections (COM1 & COM2) are located on the motherboard. COM1 is located
on the I/O back panel. COM2 is located next to COM1. See the table below for pin denitions.
COM Port
Pin Denitions
Pin#DenitionPin#Denition
1DCD6DSR
2RXD7RTS
3TXD8CTS
4DTR9RI
5Ground10N/A
IPMI_LAN
USB0/1
2
COM1
COM2
JSTBY1
JPL1
DIMMA1
DIMMB1
FAN1
3
JPG1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
JPI2C1
1. VGA Port
2. COM1
3. COM2
1
LAN
CONTROLLER
FAN3
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
37
Page 38
X10SRM-F/-TF User Manual
LAN Ports
Two Gigabit Ethernet ports (LAN1 and LAN2) are located on the I/O back panel of the
motherboard. In addition, a dedicated IPMI LAN is located above the USB0/1 ports on the
back panel. All of these ports accept RJ45 cables. Please refer to the LED Indicator section
for LAN LED information. Refer to the tables below and on the next page for pin denitions.
X10SRM-TF LAN Ports 1 & 2
Pin Denition
Pin#DenitionPin#Denition
1COMMCT2TD1+
3TD1-4TD2+
5TD2-6COMMCT
7COMMCT8TD0+
9TD0-10TD3+
11TD3-12COMMCT
13COMMCT14TD4+
15TD4-16N/A
17GND18ACT LED (Green)
Link 1G LED
19
21
(Yellow/Amber)
Link 10G LED
(Green)
20P3V3_DUAL
1. LAN1
2. LAN2
3. IPMI LAN
123
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
CPU1 SLOT4 PCI-E 3.0 X8
I-SGPIO2
FANA
JPUSB1
JBT1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
I-SATA0
I-SATA1
I-SATA2
I-SATA3
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA4
JSD2
JSD1
I-SATA5
JPH2
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
X10SRM-F LAN Ports 1 & 2
Pin Denition
Pin#DenitionPin#Denition
1COMMCT2TD1+
3TD1-4TD2+
5TD2-6COMMCT
7COMMCT8TD0+
9TD0-10TD3+
11TD3-12COMMCT
13N/A14TD4+ N/A
15TD4- N/A16N/A
17
19
21
GND
Link 100M LED
(Green)
Link 1G LED
(Yellow/Amber)
18
20P3V3_DUAL
ACT LED (Yellow/
Amber)
IPMI_LAN
Pin Denition
Pin#DenitionPin#Denition
919GND
10TD0+20
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
11TD0-21
12TD1+22
13TD1-23SGND
Act LED
(Yellow)
Link 100 LED
(Green)
Link 1000 LED
(Amber)
14TD2+24SGND
FAN4
JF1
JPH1
15TD2-25SGND
16TD3+26SGND
17TD3-
18GND
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
38
Page 39
Chapter 2: Installation
Universal Serial Bus (USB) Ports
There are two USB 2.0 ports (USB0/1) and two USB 3.0 ports (USB6/7) located on the I/O
back panel. The motherboard also has two front access USB 2.0 headers (USB2/3 and
USB4/5) and one front access USB 3.0 header (USB8/9).The USB10 header is USB 3.0
Type A. The onboard headers can be used to provide front side USB access with a cable
(not included).
Back Panel USB 0/1 (2.0)
Pin Denitions
Pin#DenitionPin#Denition
1+5V5+5V
2USB_N6USB_N
3USB_P7USB_P
4Ground8Ground
Front Panel USB 2/3, 4/5 (2.0)
Pin Denitions
Pin#DenitionPin#Denition
1+5V2+5V
3USB_N4USB_N
5USB_P6USB_P
7Ground8Ground
9Key10NC
Back Panel USB 6/7 (3.0)
Pin Denitions
Pin#DenitionPin#Denition
A1VBUSB1Power
A2D-B2USB_N
A3D+B3USB_P
A4GNDB4GND
A5Stda_SSRX-B5USB3_RN
A6Stda_SSRX+B6USB3_RP
A7GNDB7GND
A8Stda_SSTX-B8USB3_TN
A9Stda_SSTX+B9USB3_TP
39
Page 40
X10SRM-F/-TF User Manual
Front Panel USB 8/9 (3.0)
Pin Denitions
Pin#DenitionPin#Denition
1
VBUS19Power
2
Stda_SSRX-18USB3_RN
3
Stda_SSRX+17USB3_RP
4
GND16GND
5
Stda_SSTX-15USB3_TN
6
Stda_SSTX+14USB3_TP
7
GND13GND
8
D-12USB_N
9
D+11USB_P
10x
Type A USB 10 (3.0)
Pin Denitions
Pin#DenitionPin#Denition
1VBUS5SSRX-
2USB_N6SSRX+
3USB_P7GND
4Ground8SSTX-
9SSTX+
2
1
1. USB0/1
2. USB6/7
3. USB2/3
4. USB4/5
5. USB8/9
6. USB10
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
3
JL1
USB4/5
4
USB8/9 (3.0)
5
USB10 (3.0)
6
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
I-SATA0
I-SATA1
I-SATA2
I-SATA3
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA4
JSD2
JSD1
I-SATA5
JPH2
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
40
Page 41
Chapter 2: Installation
2.6 Front Control Panel
JF1 contains header pins for various buttons and indicators that are normally located on a
control panel at the front of the chassis. These connectors are designed specically for use
with Supermicro chassis. See the gure below for the descriptions of the front control panel
buttons and LED indicators.
LE1
VGA
JUIDB1
JOH1
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
BAR CODE BAR CODE
JSD2
JSD1
JPH2
FAN5
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
JPCIE6
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
SRW3
JMD1
I-SATA0
I-SATA4
I-SATA1
I-SATA2
I-SATA5
I-SATA3
SP1
JNVI2C1
CPU1 SLOT4 PCI-E 3.0 X8
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
JL1
USB4/5
USB2/3
JBT1
JS1
INTEL PCH
USB8/9 (3.0)
I-SGPIO2
I-SGPIO1
USB10 (3.0)
FANA
JPUSB1
LAN2
CONTROLLER
CLOSE 1st
DIMMD1
DIMMC1
USB6/7
LAN1
(3.0)
IPMI_LAN
USB0/1
LAN
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
Figure 2-3. JF1 Header Pins
2
1
Power Button
Reset Button
PWR
Reset
P3V3PWR Fail LED
UID LED
P3V3_STB
P3V3_STB
UID SW
P3V3
X
NMI
1920
41
Ground
Ground
OH/Fan Fail LED
NIC2 LED
NIC1 LED
HDD LED
Power LED
X
Ground
Page 42
X10SRM-F/-TF User Manual
Power Button
The Power Button connection is located on pins 1 and 2 of JF1. Momentarily contacting both
pins will power on/off the system. This button can also be congured to function as a suspend
button (with a setting in the BIOS - see Chapter 4). To turn off the power when the system
is in suspend mode, press the button for 4 seconds or longer. Refer to the table below for
pin denitions.
Power Button
Pin Denitions (JF1)
PinsDenition
1Signal
2Ground
Reset Button
The Reset Button connection is located on pins 3 and 4 of JF1. Attach it to a hardware reset
switch on the computer case to reset the system. Refer to the table below for pin denitions.
1
Power Button
Reset Button
2
2
1
PWR
Reset
P3V3PWR Fail LED
UID LED
P3V3_STB
P3V3_STB
Ground
Ground
OH/Fan Fail LED
NIC2 LED
NIC1 LED
Reset Button
Pin Denitions (JF1)
PinsDenition
3Reset
4Ground
1. PWR Button
2. Reset Button
UID SW
P3V3
NMI
X
HDD LED
Power LED
X
Ground
1920
42
Page 43
Chapter 2: Installation
Overheat (OH)/Fan Fail
Connect an LED cable to pins 7 and 8 of the Front Control Panel to use the Overheat/Fan
Fail LED connections. The LED on pin 8 provides warnings of overheat or fan failure. Refer
to the tables below for pin denitions.
OH/Fan Fail Indicator
Status
State Denition
OffNormal
OnOverheat
FlashingFan Fail
OH/Fan Fail LED
Pin Denitions (JF1)
Pin# Denition
7Blue LED
8OH/Fan Fail LED
NIC1/NIC2 (LAN1/LAN2)
The NIC (Network Interface Controller) LED connection for LAN port 1 is located on pins 11
and 12 of JF1, and the LED connection for LAN port 2 is on pins 9 and 10. Attach the NIC
LED cables here to display network activity. Refer to the table below for pin denitions.
LAN1/LAN2 LED
Pin Denitions (JF1)
Pin# Denition
9NIC 2 Activity LED
10NIC 2 Link LED
11NIC 1 Activity LED
12NIC 1 Link LED
Power Button
Reset Button
2
1
PWR
Reset
P3V3PWR Fail LED
UID LED
P3V3_STB
P3V3_STB
UID SW
P3V3
X
NMI
1920
Ground
Ground
OH/Fan Fail LED
NIC2 LED
NIC1 LED
HDD LED
Power LED
X
Ground
1. OH/Fan Fail
2. NIC2 LED
3. NIC1 LED
1
2
3
43
Page 44
X10SRM-F/-TF User Manual
HDD LED
The HDD LED connection is located on pins 13 and 14 of JF1. Attach a cable to pin 14 to
show hard drive activity status. Refer to the table below for pin denitions.
HDD LED
Pin Denitions (JF1)
PinsDenition
133.3V Stdby
14HDD Active
Power LED
The Power LED connection is located on pins 15 and 16 of JF1. Refer to the table below
for pin denitions.
Power LED
Pin Denitions (JF1)
PinsDenition
153.3V
16PWR LED
NMI Button
The non-maskable interrupt (NMI) button header is located on pins 19 and 20 of JF1. Refer
to the table below for pin denitions.
NMI Button
Pin Denitions (JF1)
PinsDenition
19Control
20Ground
2
1
Power Button
Reset Button
PWR
Reset
P3V3PWR Fail LED
UID LED
P3V3_STB
P3V3_STB
UID SW
Ground
Ground
OH/Fan Fail LED
NIC2 LED
NIC1 LED
HDD LED
1
1. HDD LED
2. PWR LED
3. NMI
3
P3V3
NMI
X
1920
Power LED
X
Ground
2
44
Page 45
Chapter 2: Installation
2.7 Connectors
Power Connections
ATX Power Supply Connector
The 24-pin power supply connector (JPW1) meets the ATX SSI EPS 12V specication. You
may use this connector and the 8-pin power connector (JPV1) (Pin 1 ~ Pin 4 is GND; Pin 5
~ Pin 8 is +12V main power) to connect to the power supply, or you may use only the 8-pin power connector (Pin 1 ~ Pin 4 is GND; Pin 5 ~ Pin 8 is +12V standby power).
ATX Power 24-pin Connector
Pin Denitions
Pin#DenitionPin#Denition
13+3.3V1+3.3V
14-12V2+3.3V
15Ground3Ground
16PS_ON4+5V
17Ground5Ground
18Ground6+5V
19Ground7Ground
20Res (NC)8PWR_OK
21+5V95VSB
22+5V10+12V
23+5V11+12V
24Ground12+3.3V
Required Connection
LAN
CONTROLLER
FAN3
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
FAN1
1
JPI2C1
1. 24-Pin ATX PWR
45
Page 46
X10SRM-F/-TF User Manual
8-Pin Power Connector
You may use the 24-pin power supply connector (JPW1) plus the 8-pin power connector
(JPV1) (Pin 1 ~ Pin 4 is GND; Pin 5 ~ Pin 8 is +12V main power) or only the 8-pin power
connector (Pin 1 ~ Pin 4 is GND; Pin 5 ~ Pin 8 is +12V standby power).
8-pin Power
Pin Denitions
Pin#Denition
1 - 4Ground
5 - 8P12VSB (12V Standby Power)
Required Connection
Hard Drive (HDD) Power Connectors
There are two 4-pin HDD power connectors (JPH1 and JPH2) that provide power to onboard
HDD devices. Refer to the table below for pin denitions.
4-Pin HDD Power
Pin Denitions
Pin#Denition
112V
2GND
3GND
45V
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
1. 8-Pin PWR
2. JPH1
3. JPH2
2
JPV1
1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
3
46
Page 47
Chapter 2: Installation
Headers
Fan Headers
There are six 4-pin fan headers (FAN1-FAN5, FANA) on the motherboard.All these 4-pin fan
headers are backwards compatible with the traditional 3-pin fans. However, fan speed control
is available for 4-pin fans only by Thermal Management via the IPMI 2.0 interface. Refer to
the table below for pin denitions.
Fan Header
Pin Denitions
Pin# Denition
1Ground (Black)
22.5A/+12V (Red)
3Tachometer
4PWM_Control
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
I-SGPIO1
I-SGPIO2
FANA
CPU1 SLOT4 PCI-E 3.0 X8
BT1
JBT1
INTEL PCH
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
6
CONTROLLER
CLOSE 1st
DIMMD1
DIMMC1
123
USB6/7
LAN1
(3.0)
LAN
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
5
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. FANA
2. FAN1
3. FAN2
4. FAN3
5. FAN4
6. FAN5
4
47
Page 48
X10SRM-F/-TF User Manual
SGPIO Headers
Two I-SGPIO (Serial Link General Purpose Input/Output) headers are located on the
motherboard. They support the onboard I-SATA 3.0 ports. Refer to the tables below for pin
denitions.
I-SGPIO 1/2
I-SGPIO1 I-SATA 3.0 Ports 0-3
I-SGPIO2 I-SATA 3.0 Ports 4-5
Pin#Denition Pin#Denition
1NC2NC
SGPIO Header
Pin Denitions
3Ground4Data
5Load6Ground
7Clock8NC
NC = No Connection
Disk-On-Module Power Connector
Two power connectors for SATA DOM (Disk On Module) devices are located at JSD1/JSD2.
Connect appropriate cables here to provide power support for your Serial Link DOM devices.
DOM Power
Pin Denitions
Pin#Denition
15V
2Ground
3Ground
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JNVI2C1
CPU1 SLOT4 PCI-E 3.0 X8
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JBT1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
I-SGPIO2
I-SGPIO1
12
USB10 (3.0)
FANA
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
LAN
CONTROLLER
FAN3
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
I-SATA0
I-SATA1
I-SATA2
I-SATA3
SP1
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA4
4
JSD2
JSD1
I-SATA5
JPH2
3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. I-SGPIO1
2. I-SGPIO2
3. JSD1 (DOM PWR)
4. JSD2 (DOM PWR)
48
Page 49
Chapter 2: Installation
TPM/Port 80 Header
A Trusted Platform Module (TPM)/Port 80 header is located at JTPM1 to provide TPM support
and Port 80 connection. Use this header to enhance system performance and data security.
Refer to the table below for pin denitions.
Trusted Platform Module Header
Pin Denitions
Pin#DenitionPin#Denition
1LCLK2GND
3LFRAME#4<(KEY)>
5LRESET#6+5V
7LAD38LAD2
9+3.3V10LAD1
11LAD012GND
13SMB_CLK14SMB_DAT
15+3V Stdby16SERIRQ
17GND18CLKRUN#
19LPCPD#20LDRQ#
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. TPM Header
49
Page 50
X10SRM-F/-TF User Manual
Standby Power
The Standby Power header is located at JSTBY1 on the motherboard. You must have a card
with a Standby Power connector and a cable to use this feature. Refer to the table below
for pin denitions.
Standby Power
Pin Denitions
Pin#Denition
1+5V Standby
2Ground
3No Connection
Internal Speaker/Buzzer
The Internal Speaker/Buzzer (SP1) is used to provide audible indications for various beep
codes. Refer to the table below for pin denitions.
Internal Buzzer
Pin Denitions
Pin#Denition
1Pos (+)Beep In
2Neg (-)Alarm Speaker
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
2
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
1
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. Standby Power
2. Internal Speaker
50
Page 51
Chapter 2: Installation
Power SMB (I2C) Header
2
The Power System Management Bus (I
C) connector (JPI2C1) monitors the power supply,
fan, and system temperatures. Refer to the table below for pin denitions.
Power SMB Header
Pin Denitions
Pin# Denition
1Clock
2Data
3PMBUS_Alert
4Ground
5+3.3V
4-pin BMC External I2C Header
A System Management Bus header for IPMI 2.0 is located at JIPMB1. Connect the appropriate
2
cable here to use the IPMB I
C connection on your system. Refer to the table below for pin
denitions.
External I2C Header
Pin Denitions
Pin# Denition
1Data
2Ground
3Clock
4No Connection
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
2
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
I-SATA0
I-SATA1
I-SATA2
I-SATA3
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA4
JSD2
JSD1
I-SATA5
JPH2
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. Power SMB Header
2. BMC External Header
51
Page 52
X10SRM-F/-TF User Manual
Chassis Intrusion
A Chassis Intrusion header is located at JL1 on the motherboard. Attach the appropriate cable
from the chassis to inform you of a chassis intrusion when the chassis is opened. Refer to
the table below for pin denitions.
Chassis Intrusion
Pin Denitions
Pin#Denition
1Intrusion Input
2Ground
NVMe I
Connector JNVI
cards. Please connect the I
2
C Header
2
C1 is a management header for the Supermicro AOC NVMe PCI-E peripheral
2
C cable to this connector. Please short jumpers JI2C1 and JI2C2
by closing pins 1 and 2 when using Supermicro AOC NVMe PCI-E peripheral cards.
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
SP1
JNVI2C1
2
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. Chassis Intrusion
2
2. NVMe I
C
52
Page 53
Chapter 2: Installation
Power LED/Speaker
Pins 1-3 of JD1 are used for power LED indication, and pins 4-7 are for the speaker. Please
note that the speaker connector pins (4-7) are used with an external speaker. If you wish to
use the onboard speaker, you should close pins 6-7 with a cap. Refer to the tables below
for pin denitions.
PWR LED Connector
Pin Denitions
Pin#Signal
1JD1_PIN1
2FP_PWR_LED
3FP_PWR_LED
Speaker Connector
Pin Denitions
Pin#Signal
4P5V
5Key
6R_SPKPIN_N
7R_SPKPIN
Overheat/Fan Fail LED Header
The JOH1 header is used to connect an LED indicator to provide warnings of chassis
overheating and fan failure. This LED will blink when a fan failure occurs. Refer to the tables
below for pin denitions.
Overheat LED header
Status
StateDenition
SolidOverheat
Blinking Fan Fail
Pin#Signal
1
2OH Active
Overheat LED
Pin Denitions
Pull high to +3.3V
standby power through
330-ohm resistor
LAN
CONTROLLER
FAN3
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
2
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
I-SATA0
I-SATA1
I-SATA2
I-SATA3
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA4
JSD2
JSD1
I-SATA5
JPH2
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. Speaker Header
2. Overheat/Fan Fail LED Header
53
Page 54
X10SRM-F/-TF User Manual
SATA Ports
Six SATA 3.0 ports are located on the X10SRM-F/-TF motherboard, supported by the Intel
C612 PCH chip. These SATA ports support RAID 0, 1, and 10. SATA ports provide serial-link
signal connections, which are faster than the connections of Parallel ATA. Refer to the tables
below for pin denitions.
Note 1: I-SATA4 and I-SATA5 are Supermicro SuperDOMs. These are yellow SATADOM connectors with power pins built in and do not require separate external power
cables. These connectors are backwards-compatible with non-Supermicro SATADOMS
that require an external power supply.
Note 2: For more information on the SATA HostRAID conguration, please refer to the
Intel SATA HostRAID user's guide posted on our website at http://www.supermicro.com.
X10SRM-F/-TF SATA 3.0 Connector Types
Port #Connection Type
I-SATA0~3 (Four)
SATA 3.0/6 Gb/s
RAID 0, 1, 10
SATA 3.0/6 Gb/s
I-SATA4~5 (Two)
RAID 0, 1, 10
SuperDOM connectors
Supported byIntel C612 PCH
LE1
VGA
JUIDB1
JMD1
I-SATA5
JOH1
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
BAR CODE BAR CODE
5
JSD2
JSD1
6
JPH2
FAN5
DIMMD1
DIMMC1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JPCIE5
BT1
INTEL PCH
CPU1 SLOT5 PCI-E 3.0 X8
1
2
3
4
SP1
JPCIE6
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
SRW3
I-SATA0
I-SATA4
I-SATA1
I-SATA2
I-SATA3
JNVI2C1
CPU1 SLOT4 PCI-E 3.0 X8
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JBT1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
I-SGPIO2
I-SGPIO1
USB10 (3.0)
FANA
JPUSB1
CLOSE 1st
SATA 3.0 Port
Pin Denitions
Pin#Signal
1Ground
2SATA_TXP
3SATA_TXN
4Ground
5SATA_RXN
6SATA_RXP
7Ground
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LAN2
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. I-SATA0
2. I-SATA1
3. I-SATA2
4. I-SATA3
5. I-SATA4
6. I-SATA5
54
Page 55
Chapter 2: Installation
iPass connector
The X0SRM-F/-TF motherboard contains an iPass connector at JS1. This slim connector
houses four I-SATA connections. Connect devices to JS1 using an internal mini-SAS to SATA
cable (model SFF-8087) (SMC P/N: CBL-0097L-03 or CBL-0288L-01).
M.2 Slot
The X0SRM-F/-TF motherboard contains one M.2 socket at JMD1. M.2 was formerly Next
Generation Form Factor (NGFF) and serves to replace mini PCI-E and mSATA. M.2 allows
for a variety of card sizes, increased functionality, and spatial efciency. The M.2 socket on
the motherboard supports PCI-E 2.0 x4 SSD (20Gb/s) cards in the 22x42mm, 22x80mm,
and 22x110mm form factors.
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
CPU1 SLOT4 PCI-E 3.0 X8
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
LAN2
VGA
FAN5
2
JD1
JWD1
JP3
USB2/3
JL1
1
USB4/5
BT1
JBT1
JS1
INTEL PCH
USB8/9 (3.0)
I-SGPIO2
I-SGPIO1
USB10 (3.0)
FANA
JPUSB1
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
SP1
CLOSE 1st
CPU
OPEN 1st
DIMMD1
DIMMC1
FAN3
FAN2
JVRM2
JVRM1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. iPass
2. M.2
55
Page 56
X10SRM-F/-TF User Manual
Unit Identier Switch/UID LED Indicator
A Unit Identier (UID) switch and an LED Indicator are located on the motherboard. The UID
switch is located at JUIDB1, which is next to the VGA port on the back panel. The UID LED
(LE1) is located next to the UID switch. When you press the UID switch, the UID LED will
be turned on. Press the UID switch again to turn off the LED indicator. The UID Indicator
provides easy identication of a system unit that may be in need of service.
Note: UID can also be triggered via IPMI on the motherboard. For more information
on IPMI, please refer to the IPMI User's Guide posted on our website at http://www.
supermicro.com.
UID Switch
Pin Denitions
Pin# Denition
1Ground
ColorStatus
Blue: OnUnit Identied
UID LED
Pin Denitions
2Ground
3Button In
4Button In
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
2
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
1
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. UID Switch
2. UID LED
56
Page 57
Chapter 2: Installation
2.8 Jumper Settings
How Jumpers Work
To modify the operation of the motherboard, jumpers can be used to choose between optional
settings. Jumpers create shorts between two pins to change the function of the connector.
Pin 1 is identied with a square solder pad on the printed circuit board. See the diagram
below for an example of jumping pins 1 and 2. Refer to the motherboard layout page for
jumper locations.
Note: On two-pin jumpers, "Closed" means the jumper is on and "Open" means the
jumper is off the pins.
Connector
Pins
3 2 1
Jumper
3 2 1
Setting
CMOS Clear
JBT1 is used to clear the CMOS. Instead of pins, this "jumper" consists of contact pads to
prevent accidental clearing of the CMOS. To clear the CMOS, use a metal object such as a
small screwdriver to touch both pads at the same time to short the connection.
Note: Be sure to completely shut down the system, and then short JBT1 to clear the
CMOS.
CONTROLLER
USB6/7
LAN1
(3.0)
LAN
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
1
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. CMOS Clear
57
Page 58
X10SRM-F/-TF User Manual
VGA Enable/Disable
Jumper JPG1 allows the user to enable the onboard VGA connector. The default setting is
pins 1-2 to enable the connection. Refer to the table below for jumper settings.The default
setting is Enabled.
VGA Enable/Disable
Jumper Settings
Jumper SettingDenition
Pins 1-2Enabled
Pins 2-3Disabled
LAN Port Enable/Disable
Jumper JPL1 enables or disables LAN ports 1 and 2 on the motherboard. Refer to the table
below for jumper settings. The default setting is Enabled.
LAN1/2 Enable/Disable
Jumper Settings
Jumper SettingDenition
Pins 1-2Enabled
Pins 2-3Disabled
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
1
JSTBY1
JPG1
JPL1
JTPM1
2
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. VGA Enable/Disable
2. LAN1 Enable/Disable
58
Page 59
Chapter 2: Installation
Watch Dog
Watch Dog (JWD1) is a system monitor that can reboot the system when a software
application hangs. Close pins 1-2 to reset the system if an application hangs. Close pins 2-3
to generate a non-maskable interrupt (NMI) signal for the application that hangs. Refer to the
table below for jumper settings. The Watch Dog must also be enabled in the BIOS.
Watch Dog
Jumper Settings
Jumper SettingDenition
Pins 1-2Reset
Pins 2-3NMI
OpenDisabled
LAN
CONTROLLER
FAN3
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
I-SGPIO1
I-SGPIO2
FANA
CPU1 SLOT4 PCI-E 3.0 X8
BT1
JBT1
INTEL PCH
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
1
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. Watch Dog
59
Page 60
X10SRM-F/-TF User Manual
SMBus to PCI Slots
2
Use jumpers JI
C1 and JI2C2 to connect the System Management Bus (I2C) to PCI-Express
slots to improve PCI performance. These two jumpers should be set at the same time. See
the table below for jumper settings. The default setting is Disabled.
I2C for PCI-E Slots
Jumper Settings
Jumper SettingDenition
Pins 1-2Enabled
Pins 2-3Disabled
BMC Enabled
Jumper JPB1 allows you to enable the embedded ASpeed AST2400 Baseboard Management
Controller (BMC) to provide IPMI 2.0/KVM support on the motherboard. Refer to the table
below for jumper settings. The default setting is BMC Enable.
BMC Enable
Jumper Settings
Jumper SettingDenition
Pins 1-2BMC Enabled
Pins 2-3Normal (Default)
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
SP1
JNVI2C1
2
JPB1
JI2C1
1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. SMBus to PCI Slots
2. BMC Enabled
60
Page 61
Chapter 2: Installation
USB Wake-Up
Use the JPUSB1 jumper to enable the function of "System Waking-Up via USB devices" for
USB4/5 and USB10/11. This jumper allows you to "wake-up" the system by pressing a key on
the USB keyboard or by clicking the USB mouse of your system. The JPUSB1 jumper is used
together with the USB Wake-Up function in the BIOS. Enable both the jumper and the BIOS
setting to enable this function. See the table on the right for jumper settings and connections.
USB Wake-up
Jumper Settings
Jumper SettingDenition
Pins 1-2Enabled
Pins 2-3Disabled
Manufacture Mode Select
Close pins 2 and 3 of jumper JPME2 to bypass SPI ash security and force the system to
operate in the manufacturer mode, which will allow the user to ash the system rmware from
a host server for system setting modications. Refer to the table below for jumper settings.
The default setting is Normal.
Manufacture Mode
Jumper Settings
Jumper SettingDenition
Pins 1-2Normal
Pins 2-3Manufacture Mode
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
1
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. USB Wake-up
2. Manufacture Mode
61
Page 62
X10SRM-F/-TF User Manual
2
M.2 Slots I
Jumper JP3 is used to enable or disable I
C Enable/Disable
2
C for the M.2 connector located at JMD1. Refer
to the table below for jumper settings.
M.2 Slots I2C
Pin Denitions
Pin# Denition
1-2Normal
2-3Disable
I2C Bus for VRM
Jumpers JVRM1 and JVRM2 allow the BMC or the PCH to access the CPU and memory
voltage regulator modules (VRM) controllers. Refer to the table below for jumper settings.
VRM
Pin Denitions
Pin# Denition
1-2BMC (Default)
2-3PCH
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
2
FAN3
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
INTEL PCH
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
1
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. M.2 I2C Enable/Disable
2. JVRM1/JVRM2
62
Page 63
Chapter 2: Installation
2.9 LED Indicators
LAN LEDs
Two LAN ports (LAN 1 and LAN 2) are located on the I/O back panel of the motherboard.
Each Ethernet LAN port has two LEDs. The green LED indicates activity, while the other Link
LED may be green, amber, or off to indicate the speed of the connection. Refer to the tables
below for more information.
X10SRM-TF LAN1/2 Activity LED (Right)
LED State
ColorStatusDenition
GreenFlashingActive
X10SRM-F LAN1/2 Activity LED (Right)
LED State
ColorStatusDenition
Yellow/AmberFlashingActive
LE1
VGA
JUIDB1
JMD1
I-SATA5
JOH1
MAC CODE
X10SRM-F/-TF
REV:1.01
Designed in the USA
BAR CODE BAR CODE
JSD2
JSD1
JPH2
FAN5
CLOSE 1st
DIMMD1
DIMMC1
SRW5
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JPCIE5
BT1
INTEL PCH
CPU1 SLOT5 PCI-E 3.0 X8
SP1
JPCIE6
SRW4
CPU1 SLOT6 PCI-E 3.0 X16
SRW3
I-SATA0
I-SATA4
I-SATA1
I-SATA2
I-SATA3
JNVI2C1
CPU1 SLOT4 PCI-E 3.0 X8
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JBT1
JP3
USB2/3
JL1
JS1
USB4/5
USB8/9 (3.0)
I-SGPIO2
I-SGPIO1
USB10 (3.0)
FANA
JPUSB1
X10SRM-TF LAN1/2 Link LED (Left)
LED State
LED ColorDenition
Green10Gbps
Yellow/Amber1Gbps
Off100Mbps
X10SRM-F LAN1/2 Link LED (Left)
LED State
LED ColorDenition
Yellow/Amber1Gbps
Green100Mbps
1
LAN
CONTROLLER
FAN3
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN2
JVRM2
JVRM1
LAN2
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
1. LAN 1/2 LED
63
Page 64
X10SRM-F/-TF User Manual
IPMI LAN LEDs
In addition to LAN1 and LAN2, an IPMI LAN is also located on the I/O back panel. The amber
LED on the right indicates activity, while the green LED on the left indicates the speed of the
connection. Refer to the table below for more information.
IPMI LAN
Activity LEDLink LED
Link (left)
IPMI LAN LEDs
Color/StateDenition
Green: Solid
Amber: Solid
100 Mbps
1Gbps
Activity (Right)Amber: BlinkingActive
Hard Drive (HDD) LED
A HDD LED is located at LE8 on the motherboard. When this LED is on, the hard drive is
detected. Refer to the table below for more information.
Onboard Power LED Indicator
LED ColorDenition
GreenHDD detected
1
1. Dedicated IPMI LAN LED
2. HDD LED
LAN
CONTROLLER
FAN3
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN2
JVRM2
JVRM1
LE1
JUIDB1
SRW5
LEDPWR
JIPMB1
LE8
2
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
SP1
JNVI2C1
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
IPMI_LAN
USB0/1
COM1
COM2
JSTBY1
JPG1
JPL1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
DIMMA1
DIMMB1
JPI2C1
FAN1
64
Page 65
Chapter 2: Installation
Onboard Power LED
The Onboard Power LED is located at LEDPWR on the motherboard. When this LED is on,
the system is on. Be sure to turn off the system and unplug the power cord before removing
or installing components. Refer to the table below for more information.
Onboard Power LED Indicator
LED ColorDenition
System Off
Off
(power cable not
connected)
GreenSystem On
BMC Heartbeat LED
A BMC Heartbeat LED is located at LEDBMC on the motherboard. When LEDBMC is blinking,
the BMC is functioning normally. Refer to the table below for more information.
BMC Heartbeat LED Indicator
LED ColorDenition
Green:
Blinking
LAN
CONTROLLER
USB6/7
LAN1
(3.0)
CPU
OPEN 1st
FAN3
JVRM2
JVRM1
LE1
JUIDB1
1
LEDPWR
JIPMB1
LE8
LEDBMC
JPCIE4
JS1
I-SGPIO1
FANA
CPU1 SLOT4 PCI-E 3.0 X8
JBT1
I-SGPIO2
JPUSB1
JPCIE5
CPU1 SLOT5 PCI-E 3.0 X8
BT1
INTEL PCH
JNVI2C1
2
JPB1
JI2C1
JI2C2
JPME2
JD1
JWD1
JP3
USB2/3
JL1
USB4/5
USB8/9 (3.0)
USB10 (3.0)
SRW5
JOH1
JPCIE6
SRW4
MAC CODE
CPU1 SLOT6 PCI-E 3.0 X16
X10SRM-F/-TF
REV:1.01
Designed in the USA
SRW3
BAR CODE BAR CODE
JMD1
I-SATA0
I-SATA4
I-SATA1
JSD2
I-SATA2
JSD1
I-SATA5
JPH2
I-SATA3
SP1
LAN2
VGA
FAN5
CLOSE 1st
DIMMD1
DIMMC1
FAN2
BMC Normal
IPMI_LAN
USB0/1
JPL1
DIMMA1
DIMMB1
COM1
COM2
JSTBY1
JPG1
JTPM1
FAN4
JF1
JPH1
JPV1
JPW1
JPI2C1
FAN1
1. Onboard Power LED
2. BMC Heartbeat LED
65
Page 66
X10SRM-F/-TF User Manual
Notes
66
Page 67
Chapter 3: Troubleshooting
Chapter 3
Troubleshooting
3.1 Troubleshooting Procedures
Use the following procedures to troubleshoot your system. If you have followed all of the
procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/
or ‘Returning Merchandise for Service’ section(s) in this chapter. Always disconnect the AC
power cord before adding, changing or installing any non hot-swap hardware components.
Before Power On
1. Make sure that there are no short circuits between the motherboard and chassis.
2. Disconnect all ribbon/wire cables from the motherboard, including those for the keyboard
and mouse.
3. Remove all add-on cards.
4. Install the CPU (making sure it is fully seated) and connect the front panel connectors to
the motherboard.
No Power
1. Make sure that there are no short circuits between the motherboard and the chassis.
2. Make sure that the ATX power connectors are properly connected.
3. Check that the 115V/230V switch, if available, on the power supply is properly set.
4. Turn the power switch on and off to test the system, if applicable.
5. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.
67
Page 68
X10SRM-F/-TF User Manual
No Video
1. If the power is on and LE6 is green but you have no video, remove all add-on cards and
cables.
2. Use the speaker to determine if any beep codes are present. Refer to Appendix A for
details on beep codes.
3. Remove all memory modules and turn on the system (if the alarm is on, check the
specs of memory modules, reset the memory or try a different one).
System Boot Failure
If the system does not display POST (Power-On-Self-Test) or does not respond after the
power is turned on, check the following:
1. Check for any error beep from the motherboard speaker.
• If there is no error beep, try to turn on the system without DIMM modules installed. If there
is still no error beep, replace the motherboard.
• If there are error beeps, clear the CMOS settings by unplugging the power cord and con-
tacting both pads on the CMOS clear jumper (JBT1). Refer to Section 2-8 in Chapter 2.
2. Remove all components from the motherboard, especially the DIMM modules. Make
sure that system power is on and that memory error beeps are activated.
3. Turn on the system with only one DIMM module installed. If the system boots, check for
bad DIMM modules or slots by following the Memory Errors Troubleshooting procedure
in this chapter.
Memory Errors
When a no-memory beep code is issued by the system, check the following:
1. Make sure that the memory modules are compatible with the system and that the
DIMMs are properly and fully installed. (For memory compatibility, refer to the memory
compatibility chart posted on our website at http://www.supermicro.com.)
2. Check if different speeds of DIMMs have been installed. It is strongly recommended that
you use the same RAM type and speed for all DIMMs in the system.
3. Make sure that you are using the correct type of ECC DDR4 modules recommended by
the manufacturer.
4. Check for bad DIMM modules or slots by swapping a single module among all memory
slots and check the results.
68
Page 69
Chapter 3: Troubleshooting
5. Make sure that all memory modules are fully seated in their slots. Follow the instructions
given in Section 2-4 in Chapter 2.
6. Please follow the instructions given in the DIMM population tables listed in Section 2-4
to install your memory modules.
Losing the System's Setup Conguration
1. Make sure that you are using a high-quality power supply. A poor-quality power supply
may cause the system to lose the CMOS setup information. Refer to Chapter 2 for
details on recommended power supplies.
2. The battery on your motherboard may be old. Check to verify that it still supplies
~3VDC. If it does not, replace it with a new one.
3. If the above steps do not x the setup conguration problem, contact your vendor for
repairs.
When the System Becomes Unstable
A. If the system becomes unstable during or after OS installation, check the following:
1. CPU/BIOS support: Make sure that your CPU is supported and that you have the latest
BIOS installed in your system.
2. Memory support: Make sure that the memory modules are supported by testing the
modules using memtest86 or a similar utility.
Note: Refer to the product page on our website at http:\\www.supermicro.com for
memory and CPU support and updates.
3. HDD support: Make sure that all hard disk drives (HDDs) work properly. Replace the
bad HDDs with good ones.
4. System cooling: Check the system cooling to make sure that all heatsink fans and CPU/
system fans, etc., work properly. Check the hardware monitoring settings in the IPMI
to make sure that the CPU and system temperatures are within the normal range. Also
check the front panel Overheat LED and make sure that it is not on.
5. Adequate power supply: Make sure that the power supply provides adequate power to
the system. Make sure that all power connectors are connected. Please refer to our
website for more information on the minimum power requirements.
6. Proper software support: Make sure that the correct drivers are used.
69
Page 70
X10SRM-F/-TF User Manual
B. If the system becomes unstable before or during OS installation, check the following:
1. Source of installation: Make sure that the devices used for installation are working
properly, including boot devices such as CD/DVD and CD/DVD-ROM.
2. Cable connection: Check to make sure that all cables are connected and working
properly.
3. Using the minimum conguration for troubleshooting: Remove all unnecessary
components (starting with add-on cards rst), and use the minimum conguration (but
with the CPU and a memory module installed) to identify the trouble areas. Refer to the
steps listed in Section A above for proper troubleshooting procedures.
4. Identifying bad components by isolating them: If necessary, remove a component in
question from the chassis, and test it in isolation to make sure that it works properly.
Replace a bad component with a good one.
5. Check and change one component at a time instead of changing several items at the
same time. This will help isolate and identify the problem.
6. To nd out if a component is good, swap this component with a new one to see if the
system will work properly. If so, then the old component is bad. You can also install the
component in question in another system. If the new system works, the component is
good and the old system has problems.
70
Page 71
Chapter 3: Troubleshooting
3.2 Technical Support Procedures
Before contacting Technical Support, please take the following steps. Also, please note that as
a motherboard manufacturer, Supermicro also sells motherboards through its channels, so it
is best to rst check with your distributor or reseller for troubleshooting services. They should
know of any possible problems with the specic system conguration that was sold to you.
1. Please go through the Troubleshooting Procedures and Frequently Asked Questions
(FAQ) sections in this chapter or see the FAQs on our website (http://www.supermicro.
com/) before contacting Technical Support.
2. BIOS upgrades can be downloaded from our website (http://www.supermicro.com).
3. If you still cannot resolve the problem, include the following information when contacting
Supermicro for technical support:
• Motherboard model and PCB revision number
• BIOS release date/version (This can be seen on the initial display when your system rst
boots up.)
• System conguration
4. An example of a Technical Support form is on our website at http://www.supermicro.com/
RmaForm/.
• Distributors: For immediate assistance, please have your account number ready when
placing a call to our Technical Support department. We can be reached by email at support@supermicro.com.
71
Page 72
X10SRM-F/-TF User Manual
3.3 Frequently Asked Questions
Question: What type of memory does my motherboard support?
Answer: The motherboard supports ECC DDR4 RDIMM or LRDIMM modules. To enhance
memory performance, do not mix memory modules of different speeds and sizes. Please
follow all memory installation instructions given on Section 2-4 in Chapter 2.
Question: How do I update my BIOS?
Answer: It is recommended that you do not upgrade your BIOS if you are not experiencing
any problems with your system. Updated BIOS les are located on our website at http://www.
supermicro.com. Please check our BIOS warning message and the information on how to
update your BIOS on our website. Select your motherboard model and download the BIOS
le to your computer. Also, check the current BIOS revision to make sure that it is newer than
your BIOS before downloading. Please unzip the BIOS le onto a bootable USB device. Run
the batch le using the format FLASH.BAT lename.rom from your bootable USB device to
ash the BIOS. Then, your system will automatically reboot.
Warning: Do not shut down or reset the system while updating the BIOS to prevent possible
system boot failure!)
Note: The SPI BIOS chip used on this motherboard cannot be removed. Send your
motherboard back to our RMA Department at Supermicro for repair. For BIOS Recovery instructions, please refer to the AMI BIOS Recovery Instructions posted at http://
www.supermicro.com.
72
Page 73
Chapter 3: Troubleshooting
3.4 Battery Removal and Installation
Battery Removal
To remove the onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.
2. Locate the onboard battery as shown below.
3. Using a tool such as a pen or a small screwdriver, push the battery lock outwards to
unlock it. Once unlocked, the battery will pop out from the holder.
4. Remove the battery.
Proper Battery Disposal
Warning: Please handle used batteries carefully. Do not damage the battery in any way; a
damaged battery may release hazardous materials into the environment. Do not discard a used
battery in the garbage or a public landll. Please comply with the regulations set up by your
local hazardous waste management agency to dispose of your used battery properly.
Battery Installation
1. To install an onboard battery, follow steps 1 & 2 above and continue below:
2. Identify the battery's polarity. The positive (+) side should be facing up.
3. Insert the battery into the battery holder and push it down until you hear a click to
ensure that the battery is securely locked.
Warning: When replacing a battery, be sure to only replace it with the same type.
OR
73
Page 74
X10SRM-F/-TF User Manual
3.5 Returning Merchandise for Service
A receipt or copy of your invoice marked with the date of purchase is required before any
warranty service will be rendered. You can obtain service by calling your vendor for a
Returned Merchandise Authorization (RMA) number. When returning the motherboard to
the manufacturer, the RMA number should be prominently displayed on the outside of the
shipping carton, and the shipping package is mailed prepaid or hand-carried. Shipping and
handling charges will be applied for all orders that must be mailed when service is complete.
For faster service, you can also request a RMA authorization online (http://www.supermicro.
com/RmaForm/).
This warranty only covers normal consumer use and does not cover damages incurred in
shipping or from failure due to the alternation, misuse, abuse or improper maintenance of
products.
During the warranty period, contact your distributor rst for any product problems.
74
Page 75
Chapter 4: BIOS
Chapter 4
BIOS
4.1 Introduction
This chapter describes the AMIBIOS™ Setup utility for the motherboard. The BIOS is stored
on a chip and can be easily upgraded using a ash program.
Note: Due to periodic changes to the BIOS, some settings may have been added
or deleted and might not yet be recorded in this manual. Please refer to the Manual
Download area of our website for any changes to BIOS that may not be reected in
this manual.
Starting the Setup Utility
To enter the BIOS Setup Utility, hit the <Delete> key while the system is booting-up. (In
most cases, the <Delete> key is used to invoke the BIOS setup screen. There are a few
cases when other keys are used, such as <F1>, <F2>, etc.) Each main BIOS menu option
is described in this manual.
The Main BIOS screen has two main frames. The left frame displays all the options that can
be congured. “Grayed-out” options cannot be congured. The right frame displays the key
legend. Above the key legend is an area reserved for a text message. When an option is
selected in the left frame, it is highlighted in white. Often a text message will accompany it.
(Note that BIOS has default text messages built in. We retain the option to include, omit, or
change any of these text messages.) Settings printed in Bold are the default values.
" indicates a submenu. Highlighting such an item and pressing the <Enter> key will
A "
open the list of settings within that submenu.
The BIOS setup utility uses a key-based navigation system called hot keys. Most of these
hot keys (<F1>, <F2>, <F3>, <Enter>, <ESC>, <Arrow> keys, etc.) can be used at any time
during the setup navigation process.
75
Page 76
X10SRM-F/-TF User's Manual
4.2 Main Setup
When you rst enter the AMI BIOS setup utility, you will enter the Main setup screen. You can
always return to the Main setup screen by selecting the Main tab on the top of the screen.
The Main BIOS setup screen is shown below.The following Main menu items will be displayed:
System Date/System Time
Use this option to change the system date and time. Highlight System Date or System Time
using the arrow keys. Enter new values using the keyboard. Press the <Tab> key or the arrow
keys to move between elds. The date must be entered in MM/DD/YYYY format. The time
is entered in HH:MM:SS format.
Note: The time is in the 24-hour format. For example, 5:30 P.M. appears as 17:30:00.
The date's default value is 01/01/2015 after RTC reset.
Supermicro X10SRM-TF
BIOS Version
This item displays the version of the BIOS ROM used in the system.
Build Date
This item displays the date when the version of the BIOS ROM used in the system was built.
76
Page 77
Memory Information
Total Memory
This item displays the total size of memory available in the system.
Memory Speed
This item displays the memory speed.
Chapter 4: BIOS
77
Page 78
X10SRM-F/-TF User's Manual
4.3 Advanced Setup Congurations
Use the arrow keys to select Boot Setup and press <Enter> to access the submenu items.
Warning: Take caution when changing the Advanced settings. An incorrect value, a very high
DRAM frequency, or an incorrect DRAM timing setting may make the system unstable. When
this occurs, revert to the default to the manufacture default settings.
Boot Feature
Quiet Boot
Use this feature to select the screen display between the POST messages and the OEM logo
upon bootup. Select Disabled to display the POST messages. Select Enabled to display the
OEM logo instead of the normal POST messages. The options are Disabled and Enabled.
AddOn ROM Display Mode
Use this feature to set the display mode for the Option ROM. Select Keep Current to display
the current AddOn ROM setting. Select Force BIOS to use the Option ROM display set by
the system BIOS. The options are Force BIOS and Keep Current.
Bootup NumLock State
Use this feature to set the Power-on state for the <Numlock> key. The options are On and Off.
78
Page 79
Chapter 4: BIOS
Wait For 'F1' If Error
Use this feature to force the system to wait until the 'F1' key is pressed if an error occurs.
The options are Disabled and Enabled.
INT19 (Interrupt 19) Trap Response
Interrupt 19 is the software interrupt that handles the boot disk function. When this item is
set to Immediate, the ROM BIOS of the host adaptors will "capture" Interrupt 19 at bootup
immediately and allow the drives that are attached to these host adaptors to function as
bootable disks. If this item is set to Postponed, the ROM BIOS of the host adaptors will not
capture Interrupt 19 immediately and allow the drives attached to these adaptors to function
as bootable devices at bootup. The options are Immediate and Postponed.
Re-try Boot
If this item is enabled, the BIOS will automatically reboot the system from a specied boot
device after its initial boot failure. The options are Disabled, Legacy Boot, and EFI Boot.
Power Conguration
Watch Dog Function
If enabled, the Watch Dog Timer will allow the system to reset or generate NMI based on
jumper settings when it is expired for more than 5 minutes. The options are Disabled and
Enabled.
Power Button Function
This feature controls how the system shuts down when the power button is pressed. Select 4
Seconds Override for the user to power off the system after pressing and holding the power
button for 4 seconds or longer. Select Instant Off to instantly power off the system as soon
as the user presses the power button. The options are Instant Off and 4 Seconds Override.
Restore on AC Power Loss
Use this feature to set the power state after a power outage. Select Stay Off for
the system power to remain off after a power loss. Select Power On for the system
power to be turned on after a power loss. Select Last State to allow the system to
resume its last power state before a power loss. The options are Stay Off, Power On,
and Last State.
79
Page 80
X10SRM-F/-TF User's Manual
CPU Conguration
The following CPU information will display:
• Processor Socket
• Processor ID
• Processor Frequency
• Processor Max Ratio
• Processor Min Ratio
• Microcode Revision
• L1 Cache RAM
• L2 Cache RAM
• L3 Cache RAM
• CPU1 Version
Clock Spread Spectrum
If this feature is set to Enabled, the BIOS utility will monitor the level of Electromagnetic
Interference caused by the components and will attempt to reduce the interference whenever
needed. The options are Disabled and Enabled.
Hyper-Threading (ALL) (Available when supported by the CPU)
Select Enabled to support Intel Hyper-threading Technology to enhance CPU performance.
The options are Disable and Enable.
Cores Enabled
Set a numeric value to enable the number of cores. (Please refer to Intel's website for more
information.) Enter 0 to enable all cores.
Execute Disable Bit (Available if supported by the OS & the CPU)
Select Enabled to enable the Execute-Disable Bit which will allow the processor to designate
areas in the system memory where an application code can execute and where it cannot,
thus preventing a worm or a virus from ooding illegal codes to overwhelm the processor
or damage the system during an attack. The default is Enable. (Refer to the Intel® and
Microsoft® websites for more information.)
80
Page 81
Chapter 4: BIOS
PPIN Control
Select Unlock/Enable to use the Protected-Processor Inventory Number (PPIN) in the system.
The options are Unlock/Disable and Unlock/Enable.
Hardware Prefetcher (Available when supported by the CPU)
If set to Enabled, the hardware prefetcher will prefetch streams of data and instructions from
the main memory to the L2 cache to improve CPU performance. The options are Disable
and Enable.
Adjacent Cache Prefetch (Available when supported by the CPU)
The CPU prefetches the cache line for 64 bytes if this feature is set to Disabled. The CPU
prefetches both cache lines for 128 bytes as comprised if this feature is set to Enable.
DCU Streamer Prefetcher (Available when supported by the CPU)
Select Enabled to enable the DCU (Data Cache Unit) Streamer Prefetcher which will stream
and prefetch data and send it to the Level 1 data cache to improve data processing and
system performance. The options are Disable and Enable.
DCU IP Prefetcher (Available when supported by the CPU)
Select Enabled for DCU (Data Cache Unit) IP Prefetcher support, which will prefetch IP
addresses to improve network connectivity and system performance. The options are Enable
and Disable.
Direct Cache Access (DCA)
Select Enabled to use Intel's DCA (Direct Cache Access) Technology to improve data transfer
efciency. The options are Disable, Enable, and Auto.
X2APIC
Select Enable to activate APIC (Advanced Programmable Interrupt Controller) support. The
options are Disable and Enable.
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instructions (NI) to
ensure data security. The options are Disable and Enable.
Intel® Virtualization Technology (Available when supported by the CPU)
Select Enabled to support Intel Virtualization Technology, which will allow one platform to
run multiple operating systems and applications in independent partitions, creating multiple
"virtual" systems in one physical computer. The options are Disable and Enable.
Note: If a change is made to this setting, you will need to reboot the system for the
change to take effect. Refer to Intel’s website for detailed information.
81
Page 82
X10SRM-F/-TF User's Manual
Advanced Power Management Conguration
This section is used to congure the following CPU Power Management settings.
Power Technology
Use this feature to enable the processor power management features. The options are
Disable, Energy Efcient, and Custom.
Energy Performance Tuning
When enabled, this item selects whether the BIOS or Operating System can turn on the
energy performance bias tuning. The options are Enable and Disable.
Energy Performance BIAS Setting
This feature allows balancing Power Efciency vs Performance. This will override whatever
setting is in the Operating System. The options are Performance, Balanced Performance,
Balanced Power, and Power.
Energy Efcient Turbo
Use this feature to enable energy efcient turbo mode. The options are Enable andDisable.
*If the Power Technology feature is set to Custom, CPU P State/CPU HWPM State/CPU
C State/CPU T State will display:
CPU P State Control
EIST (P-States)
EIST (Enhanced Intel SpeedStep Technology) allows the system to automatically adjust
processor voltage and core frequency to reduce power consumption and heat dissipation.
The options are Disable and Enable.
Turbo Mode
Select Enable for processor cores to run faster than the frequency specied by the
manufacturer. The options are Disable and Enable.
P-State Coordination
This feature allows the user to change the P-State (Power-Performance State) coordination
type. P-State is also known as "SpeedStep" for Intel processors. Select HW_ALL to change
the P-State coordination type for hardware components only. Select SW_ALL to change
the P-State coordination type for all software installed in the system. Select SW_ANY to
change the P-State coordination type for a software program in the system. The options
are HW_All, SW_ALL, and SW_ANY.
82
Page 83
Chapter 4: BIOS
CPU HWPM State Control
*This feature is supported with the use of an intel Xeon E5-1600/E5-2600 v4 series
processor.
Enable CPU HWPM
Select Enable for better CPU energy performance. The options are Disable, HWPM NATIVE
MODE, and HWPM OOB MODE.
Enable CPU Autonomous Cstate
Use this feature to enable CPU Autonomous C State, which converts HALT instructions to
Mwait. The options are Disable and Enable.
CPU C State Control
Package C State Limit
This feature allows the user to set the limit on the C State package register. The options
are C0/C1 State, C2 State, C6 (Non Retention) State, and C6 (Rentention) state.
CPU C3 Report
Select Enabled to allow the BIOS to report the CPU C3 State (ACPI C2) to the operating
system. During the CPU C3 State, the CPU clock generator is turned off. The options are
Disable and Enable.
CPU C6 Report
Select Enabled to allow the BIOS to report the CPU C6 State (ACPI C3) to the operating
system. During the CPU C6 State, the power to all cache is turned off. The options are
Disable and Enable.
Enhanced Halt State (C1E)
Select Enabled to use Enhanced Halt-State technology, which will signicantly reduce the
CPU's power consumption by reducing the CPU's clock cycle and voltage during a Haltstate. The options are Disable and Enable.
CPU T State Control
ACPI (Advanced Conguration Power Interface) T-States
Select Enable to support CPU throttling by the operating system to reduce power
consumption. The options are Disable and Enable.
83
Page 84
X10SRM-F/-TF User's Manual
Chipset Conguration
Warning: Setting the wrong values in the following features may cause the system to malfunction.
North Bridge
This feature allows the user to congure the following North Bridge settings.
IIO Conguration
EV DFX (Device Function On-Hide) Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a processor
will always remain clear during electric tuning. The options are Disable and Enable.
Snoop Response Hold Off
Use this feature to set the snoop response hold-off value. Use the keyboard to enter a
value. The default value is 9.
IIO1 Conguration
IOU2 (II01 PCIe Port 1)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied by the
user. The options are x4x4, X8, and Auto.
CPU1 SLOT4 PCI-E 3.0 X8 Link Speed
This feature allows the user to select PCI-E support for the device installed on SLOT4. The
options are Auto, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).
IOU0 (II01 PCIe Port 2)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied by the
user. The options are x4x4, X8, and Auto.
CPU1 SLOT6 PCI-E 3.0 X16 Link Speed
This feature allows the user to select PCI-E support for the device installed on SLOT6. The
options are Auto, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).
IOU1 (II01 PCIe Port 3)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied by the
user. The options are x4x4, X8, and Auto.
84
Page 85
Chapter 4: BIOS
CPU1 SLOT5 PCI-E 3.0 X8 Link Speed
This feature allows the user to select PCI-E support for the device installed on SLOT5. The
options are Auto, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).
Onboard LAN Link Speed
This feature allows the user to select the link speeds for the onboard LAN ports. The options
are Auto, Gen 1 (2.5 GT/s), Gen 2 (5 GT/s), and Gen 3 (8 GT/s).
IIO1 IOU0 Non-Posted Prefetch
Use this feature to disable non-posted prefetch for IOU0 ports 2A and 2B. The IIO will make
prefetches to read streams of data ahead of the I/O device. Set this feature to Disabled to
keep the bit to the default value 1. Set this feature to Enabled to keep the bit value at 0,
a negative logic. The options are Enable and Disable.
IIO1 IOU1 Non-Posted Prefetch
Use this feature to disable non-posted prefetch for IOU0 ports 3A and 3B. The IIO will make
prefetches to read streams of data ahead of the I/O device. Set this feature to Disabled to
keep the bit to the default value 1. Set this feature to Enabled to keep the bit value at 0,
a negative logic. The options are Enable and Disable.
IIO1 IOU2 Non-Posted Prefetch
Use this feature to disable non-posted prefetch for IOU0 port 1. The IIO will make prefetches
to read streams of data ahead of the I/O device. Set this feature to Disabled to keep the
bit to the default value 1. Set this feature to Enabled to keep the bit value at 0, a negative
logic. The options are Enable and Disable.
IOAT (Intel® IO Acceleration) Conguration
Enable IOAT
Select Enable to enable Intel I/OAT (I/O Acceleration Technology) support, which signicantly
reduces CPU overhead by leveraging CPU architectural improvements and freeing the
system resource for other tasks. The options are Disable and Enable.
No Snoop
Select Enable to support no-snoop mode for each CB device. The options are Disable
and Enable.
Relaxed Ordering
Select Enable to enable Relaxed Ordering support which will allow certain transactions to
violate the strict-ordering rules of PCI bus for a transaction to be completed prior to other
transactions that have already been enqueued. The options are Disable and Enable.
85
Page 86
X10SRM-F/-TF User's Manual
Intel® VT for Directed I/O (VT-d)
Intel® VT for Directed I/O (VT-d)
Select Enable to use Intel® Virtualization Technology support for Direct I/O VT-d support
by reporting the I/O device assignments to the VMM (Virtual Machine Monitor) through the
DMAR ACPI Tables. This feature offers fully-protected I/O resource sharing across Intel
platforms, providing greater reliability, security and availability in networking and datasharing. The options are Enable and Disable.
Interrupt Remapping
Select Enable for Interrupt Remapping support to enhance system performance. The
options are Enable and Disable.
QPI Conguration
QPI General Conguration
COD Enable (Available when the OS and the CPU support this feature)
Select Enabled for Cluster-On-Die support to enhance system performance in cloud
computing. The options are Disable and Enable.
Early Snoop
Select Enabled for Early Snoop support to enhance system performance. The options
are Disable, Enable, and Auto.
Home Dir Snoop with IVT-Style OSB
Use this feature to enable the memory snoop directory to improve latency for memory
access. This feature improves memory and cache latency. The options are Disable, Enable, and Auto.
Isoc Mode
Use this feature to enable or disable the isochronous mode to reduce or increase the
credits availabe for memory trafc. The options are Disable and Enable.
Memory Conguration
Enforce POR
Select Enable to enforce POR restrictions on DDR4 frequency and voltage programming.
The options are Enabled and Disabled.
86
Page 87
Chapter 4: BIOS
Memory Frequency
Use this feature to set the maximum memory frequency for onboard memory modules. The
options are Auto, 1333, 1400, 1600, 1800, 1867, 2000, 2133, 2200, and 2400.
Data Scrambling
Select Enabled to enable data scrambling to enhance system performance and data
integrity. The options are Auto, Disabled, and Enabled.
ACPI Shutdown trigger ADR
When this feature is Enabled, the BIOS will send a command to the BMC for it do a 4-second
power button override to trigger ADR (Automatic Diagnostic Repository). The options are
Disabled and Enabled.
DRAM RAPL Baseline
Use this feature to set the run-time power-limit baseline for DRAM modules. The options
are Disable, DRAM RAPL Mode 0, and DRAM RAPL Mode 1.
Set Throttling Mode
Throttling improves reliability and reduces power consumption in the processor via automatic
voltage control during processor idle states. The options are Disabled and CLTT (Closed
Loop Thermal Throttling).
A7 Mode
Select Enabled to support the A7 (Addressing) mode to improve memory performance. The
options are Disable and Enable.
DIMM Information
This item displays the status of a DIMM module specied by the user.
Use this submenu to congure the following Memory RAS settings.
RAS Mode
When Independent is selected, all the memory channels operate independently. When
Mirror is selected, the motherboard maintains two identical copies of all data in memory for
data backup. When Lockstep is selected, the motherboard uses two areas of memory to run
the same set of operations in parallel to boost performance. The options are Independent,
Mirror, and Lockstep Mode.
Memory Rank Sparing
Select Enable to enable memory-sparing support for memory ranks to improve memory
performance. The options are Disabled and Enabled.
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors
detected on a memory module and send the correction to the requestor (the original source).
When this item is set to Enabled, the IO hub will read and write back one cache line every
16K cycles, if there is no delay caused by internal processing. By using this method, roughly
64 GB of memory behind the IO hub will be scrubbed every day. The options are Disable
and Enable.
Patrol Scrub Interval
This feature allows you to decide how many hours the system should wait before the next
complete patrol scrub is performed. Use the keyboard to enter a value from 0-24. The
Default setting is 24.
Demand Scrub
Demand Scrubbing is a process that allows the CPU to correct correctable memory errors
found on a memory module. When the CPU or I/O issues a demand-read command, and
the read data from memory turns out to be a correctable error, the error is corrected and
sent to the requestor (the original source). Memory is updated as well. Select Enable to
use Demand Scrubbing for ECC memory correction. The options are Disable and Enable.
Device Tagging
Select Enable to support device tagging. The options are Disable and Enable.
South Bridge
The following South Bridge information will display:
• USB Conguration
• USB Module Version
88
Page 89
Chapter 4: BIOS
• USB Devices
Legacy USB Support
This feature enables support for legacy USB devices. Select Auto to disable legacy support
if USB devices are not present. Select Disable to have USB devices available only for EFI
applications. The options are Enabled, Disabled, and Auto.
XHCI Hand-Off
This item is a work-around solution for operating systems that do not support XHCI
(Extensible Host Controller Interface) hand-off. The XHCI ownership change should be
claimed by the XHCI driver. The options are Enabled and Disabled.
EHCI Hand-Off
This item is for the Operating Systems that do not support Enhanced Host Controller
Interface (EHCI) hand-off. When this item is enabled, EHCI ownership change will be
claimed by the EHCI driver. The settings are Enabled and Disabled.
Port 60/64 Emulation
This feature enables or disables I/O port 60h/64h emulation support. This should be enabled
for complete USB keyboard legacy support for non-USB-aware Operating Systems. The
options are Disabled and Enabled.
USB 3.0 Support
Select disabled to use USB 3.0 ports of the EHCI controller, or select the other options to
use the XHCI controller. The options are Smart Auto, Auto, Enabled, and Disabled.
EHCI1
Select Enabled to enable EHCI (Enhanced Host Controller Interface) support on USB 2.0
connector #1 (at least one USB 2.0 connector should be enabled for EHCI support). The
options are Disabled and Enabled.
EHCI2
Select Enabled to enable EHCI (Enhanced Host Controller Interface) support on USB 2.0
connector #2 (at least one USB 2.0 connector should be enabled for EHCI support). The
options are Disabled and Enabled.
XHCI Pre-Boot Driver
Select Enabled to enable XHCI (Extensible Host Controller Interface) support on a pre-boot
drive specied by the user. The options are Enabled and Disabled.
89
Page 90
X10SRM-F/-TF User's Manual
SATA Conguration
When this submenu is selected, the AMI BIOS automatically detects the presence of the SATA
devices that are supported by the Intel PCH chip and displays the following items:
SATA Controller
This item enables or disables the onboard SATA controller supported by the Intel PCH chip.
The options are Enabled and Disabled.
Congure SATA as
Select IDE to congure a SATA drive specied by the user as an IDE drive. Select AHCI to
congure a SATA drive specied by the user as an AHCI drive. Select RAID to congure a
SATA drive specied by the user as a RAID drive. The options are IDE, AHCI, and RAID.
Support Aggressive Link Power Mgmt
When this item is set to Enabled, the SATA AHCI controller manages the power usage of the
SATA link. The controller will put the link in a low power mode during extended periods of I/O
inactivity, and will return the link to an active state when I/O activity resumes. The options
are Disabled and Enabled.
*If the item above "Congure SATA as" is set to RAID, the following items will
display:
SATA RAID Option ROM/UEFI Driver
Select UEFI to load the EFI driver for system boot. Select Legacy to load a legacy driver
for system boot. The options are Disabled, EFI, and Legacy.
SATA/sSATA RAID Boot Select
Use this feature to select the boot capability for SATA and sSATA RAID contollers. The
options are SATA Contoller, sSATA Controller, and Both.
SATA Port 0 ~ Port 5
This item displays the information detected on the installed SATA drive on the particular SATA
port.
• Model number of drive and capacity
• Software Preserve Support
Port 0 ~ Port 5 Hot Plug
Set this item to Enabled for hot-plugging support, which will allow the user to replace a
SATA drive without shutting down the system. The options are Disabled and Enabled.
Port 0 ~ Port 5 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The
options are Disabled and Enabled.
90
Page 91
Chapter 4: BIOS
Port 0 ~ Port 5 SATA Device Type
Use this item to specify if the SATA port specied by the user should be connected to a Solid
State drive or a Hard Disk Drive. The options are Hard Disk Drive and Solid State Drive.
sSATA Conguration
When this submenu is selected, the AMI BIOS automatically detects the presence of the SATA
devices that are supported by the Intel PCH chip and displays the following items:
sSATA Controller(s)
This item enables or disables the onboard sSATA controller supported by the Intel PCH chip.
The options are Enabled and Disabled.
Congure sSATA as
Select IDE to congure an sSATA drive specied by the user as an IDE drive. Select AHCI
to congure a SATA drive specied by the user as an AHCI drive. Select RAID to congure
a SATA drive specied by the user as a RAID drive. The options are IDE, AHCI, and RAID.
sSupport Aggressive Link Power Mgmt
When this item is set to Enabled, the SATA AHCI controller manages the power usage of the
SATA link. The controller will put the link in a low power mode during extended periods of I/O
inactivity, and will return the link to an active state when I/O activity resumes. The options
are Enabled and Disabled.
*If the item above "Congure sSATA as" is set to RAID, the following items will
display:
sSATA RAID Option ROM/UEFI Driver
Select UEFI to load the EFI drvier for system boot. Select Legacy to load a legacy driver
for system boot. The options are Legacy ROM and UEFI Driver.
sSATA/sSATA RAID Boot Select
Use this feature to select the boot capability for SATA and sSATA RAID controllers. The
options are SATA Contoller, sSATA Controller, and Both.
sSATA Port 0 ~ Port 3
This item displays the information detected on the installed SATA drive on the particular SATA
port.
• Model number of drive and capacity
• Software Preserve Support
Port 0 ~ Port 3 Hot Plug
Set this item to Enabled for hot-plugging support, which will allow the user to replace a
SATA drive without shutting down the system. The options are Disabled and Enabled.
91
Page 92
X10SRM-F/-TF User's Manual
Port 0 ~ Port 3 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to initialize the device. The
options are Disabled and Enabled.
Port 0 ~ Port 3 sSATA Device Type
Use this item to specify if the SATA port specied by the user should be connected to a Solid
State drive or a Hard Disk Drive. The options are Hard Disk Drive and Solid State Drive.
Server ME Conguration
The following Server ME Conguration information will display:
• Operational Firmware Version
• ME Firmware Type
• Recovery Firmware Version
• ME Firmware Features
• ME Firmware Status #1
• ME Firmware Status #2
• Current state
• Error Code
PCIe/PCI/PnP Conguration
The following information will display:
• PCI Bus Driver Version
• PCI Devices Common Settings:
PCI PERR/SERR Support
Select Enabled to allow a PCI device to generate a PERR/SERR number for a PCI Bus Signal
Error Event. The options are Disabled and Enabled.
Above 4G Decoding (Available if the system supports 64-bit PCI decoding)
Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address.
The options are Disabled and Enabled.
SR-IOV Support
Use this feature to enable or disable Single Root IO Virtualization Support. The options are
Disabled and Enabled.
92
Page 93
Chapter 4: BIOS
Maximum Payload
Use this feature to select the setting for the PCI Express maximum payload size. The options
are Auto, 128 Bytes, and 256 Bytes
Maximum Read Request
This item manually sets the maximum read request size of the PCI Express device or allows
the system BIOS to choose the value (Auto). The options are Auto, 128 Bytes, 256 Bytes,
512 Bytes, 1024 Bytes, 2048 Bytes and 4096 Bytes
ASPM Support
Use this item to set the Active State Power Management (ASPM) level for a PCI-E device.
Select Auto for the system BIOS to automatically set the ASPM level based on the system
conguration. Select Disabled to disable ASPM support. The options are Disabled, L0s, L1,
L0s & L1, and Auto.
MMIOHBase
Use this item to select the base memory size according to memory-address mapping for the
IO hub. The options are 56 TB, 40 TB, 24 TB, 3 TB, 2 TB, and 1 TB.
MMIO High Size
Use this item to select the high memory size according to memory-address mapping for the
IO hub. The options are 256 GB, 128 GB, 512 GB, and 1024 GB.
CPU1 SLOT4 PCI-E 3.0 X8 SLOT OPROM
Use this feature to select which rmware type to be loaded for the add-on card in this slot.
The options are Disabled, Legacy, and EFI.
CPU1 SLOT5 PCI-E 3.0 X8 SLOT OPROM
Use this feature to select which rmware type to be loaded for the add-on card in this slot.
The options are Disabled, Legacy, and EFI.
CPU1 SLOT6 PCI-E 3.0 X16 OPROM
Use this feature to select which rmware type to be loaded for the add-on card in this slot.
The options are Disabled, Legacy, and EFI.
Onboard LAN OPROM Type (X10SRM-F only)
Select Enabled to enable Option ROM support to boot the computer using a network device
specied by the user. The options are Legacy and EFI.
Onboard LAN1 OPROM (X10SRM-F only)
Use this option to select the type of device installed in LAN Port1 used for system boot. The
default setting for LAN1 Option ROM is PXE.
93
Page 94
X10SRM-F/-TF User's Manual
Onboard LAN2 OPROM (X10SRM-F only)
Use this option to select the type of device installed in LAN Port2 used for system boot. The
default setting for LAN2 Option ROM is Disabled.
Onboard 10G LAN Option ROM Type (X10SRM-TF only)
Use this feature to select which rmware type to be loaded for the onboard 10G LAN OPROM
option. The options are Disabled, Legacy, and EFI.
Onboard Video Option ROM
Use this item to select the Onboard Video Option ROM type. The options are Disabled,
Legacy, and EFI.
VGA Priority
This feature allows the user to select the graphics adapter to be used as the primary boot
device. The options are Onboard and Offboard.
Network Stack
Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Unied Extensible
Firmware Interface) for network stack support. The options are Enabled and Disabled.
IPv4 PXE Support
Select Enabled to enable IPv4 PXE boot support. The options are Enabled and Disabled.
IPv6 PXE Support
Select Enabled to enable IPv6 PXE boot support. The options are Enabled and Disabled.
Super IO Conguration
The following Super IO information will display:
• Super IO Chip 2400
Super IO Chip Logical Device(s) Conguration
Serial Port 1
Serial Port 1 Conguration
This submenu allows the user the congure settings of Serial Port 1.
Serial Port 1
Select Enabled to enable the selected onboard serial port. The options are Disabled and
Enabled.
Device Settings
This item displays the status of a serial part specied by the user.
94
Page 95
Chapter 4: BIOS
Serial Port 1 Change Settings
This feature species the base I/O port address and the Interrupt Request address of a
serial port specied by the user. Select Auto to allow the BIOS to automatically assign the
base I/O and IRQ address.
The options for Serial Port 1 are Auto, (IO=3F8h; IRQ=4;), (IO=3F8h; IRQ=3, 4, 5, 6, 7, 9,
10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10,
11, 12;), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).
Serial Port 2
Serial Port 2 Conguration
This submenu allows the user the congure settings of Serial Port 1.
Serial Port 2
Select Enabled to enable the selected onboard serial port. The options are Disabled and
Enabled.
Device Settings
This item displays the status of a serial part specied by the user.
Serial Port 2 Change Settings
This feature species the base I/O port address and the Interrupt Request address of a
serial port specied by the user. Select Auto to allow the BIOS to automatically assign the
base I/O and IRQ address.
The options for Serial Port 2 are Auto, (IO=2F8h; IRQ=3;), (IO=3F8h; IRQ=3, 4, 5, 6, 7, 9,
10, 11, 12;), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;), (IO=3E8h; IRQ=3, 4, 5, 6, 7, 9, 10,
11, 12;), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;).
Serial Port 2 Attribute (Available for Serial Port 2 only)
Select SOL to use COM Port 2 as a Serial Over LAN (SOL) port for console redirection. The
options are SOL and COM.
Serial Port Console Redirection
COM1 Console Redirection
Select Enabled to enable console redirection support for a serial port specied by the user.
The options are Enabled and Disabled.
*If the item above set to Enabled, the following items will become available for user's
conguration:
95
Page 96
X10SRM-F/-TF User's Manual
COM1 Console Redirection Settings
This feature allows the user to specify how the host computer will exchange data with the
client computer, which is the remote computer used by the user.
Terminal Type
This feature allows the user to select the target terminal emulation type for Console
Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to add color and
function key support. Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8
to use UTF8 encoding to map Unicode characters into one or more bytes. The options are
VT100, VT100+, VT-UTF8, and ANSI.
Bits per second
Use this feature to set the transmission speed for a serial port used in Console Redirection.
Make sure that the same speed is used in the host computer and the client computer. A lower
transmission speed may be required for long and busy lines. The options are 9600, 19200,
38400, 57600 and 115200 (bits per second).
Data Bits
Use this feature to set the data transmission size for Console Redirection. The options are
7 Bits and 8 Bits.
Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the
parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want
to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity
bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent
with your data bits. The options are None, Even, Odd, Mark, and Space.
Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data
communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.
Flow Control
Use this feature to set the ow control for Console Redirection to prevent data loss caused
by buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer is full.
Send a "Start" signal to start sending data when the receiving buffer is empty. The options
are None and Hardware RTS/CTS.
VT-UTF8 Combo Key Support
Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The
options are Disabled and Enabled.
96
Page 97
Chapter 4: BIOS
Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text messages to
a remote server. The options are Disabled and Enabled.
Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Disabled and
Enabled.
Legacy OS Redirection Resolution
Use this feature to select the number of rows and columns used in Console Redirection for
legacy OS support. The options are 80x24 and 80x25.
Putty KeyPad
This feature selects the settings for Function Keys and KeyPad used for Putty, which is a
terminal emulator designed for the Windows OS. The options are VT100, LINUX, XTERMR6,
SC0, ESCN, and VT400.
Redirection After BIOS POST
Use this feature to enable or disable legacy console redirection after BIOS POST. When set to
Bootloader, legacy console redirection is disabled before booting the OS. When set to Always
Enable, legacy console redirection remains enabled when booting the OS. The options are
Always Enable and Bootloader.
SOL/COM2
SOL/COM2 Console Redirection
Select Enabled to use the SOL port for Console Redirection. The options areDisabled and
Enabled.
*If the item above set to Enabled, the following items will become available for user's
conguration:
SOL/COM2 Console Redirection Settings
Use this feature to specify how the host computer will exchange data with the client computer,
which is the remote computer used by the user.
Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection. Select
VT100 to use the ASCII Character set. Select VT100+ to add color and function key support.
Select ANSI to use the Extended ASCII Character Set. Select VT-UTF8 to use UTF8 encoding
to map Unicode characters into one or more bytes. The options are ANSI, VT100, VT100+,
and VT-UTF8.
97
Page 98
X10SRM-F/-TF User's Manual
Bits Per second
Use this feature to set the transmission speed for a serial port used in Console Redirection.
Make sure that the same speed is used in the host computer and the client computer. A lower
transmission speed may be required for long and busy lines. The options are 9600, 19200,
38400, 57600 and 115200 (bits per second).
Data Bits
Use this feature to set the data transmission size for Console Redirection. The options are
7 Bits and 8 Bits.
Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the
parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want
to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity
bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent
with your data bits. The options are None, Even, Odd, Mark and Space.
Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data
communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.
Flow Control
Use this feature to set the ow control for Console Redirection to prevent data loss caused
by buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer is full.
Send a "Start" signal to start sending data when the receiving buffer is empty. The options
are None and Hardware RTS/CTS.
VT-UTF8 Combo Key Support
Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100 terminals. The
options are Disabled and Enabled.
Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text messages to
a remote server. The options are Disabled and Enabled.
Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Disabled and
Enabled.
98
Page 99
Chapter 4: BIOS
Legacy OS Redirection Resolution
Use this feature to select the number of rows and columns used in Console Redirection for
legacy OS support. The options are 80x24 and 80x25.
Putty KeyPad
This feature selects Function Keys and KeyPad settings for Putty, which is a terminal emulator
designed for the Windows OS. The options are VT100, LINUX, XTERMR6, SCO, ESCN, and
VT400.
Redirection After BIOS POST
Use this feature to enable or disable legacy Console Redirection after BIOS POST. When
set to Bootloader, legacy Console Redirection is disabled before booting the OS. When set
to Always Enable, legacy Console Redirection remains enabled when booting the OS. The
options are Always Enable and Bootloader.
Select Enabled to use a COM port selected by the user for EMS Console Redirection. The
options are Enabled and Disabled.
*If the item above set to Enabled, the following items will become available for user's
conguration:
EMS Console Redirection Settings
This feature allows the user to specify how the host computer will exchange data with the
client computer, which is the remote computer used by the user.
Out-of-Band Mgmt Port
The feature selects a serial port in a client server to be used by the Microsoft Windows
Emergency Management Services (EMS) to communicate with a remote host server. The
options are COM1 and SOL/COM2.
Terminal Type
Use this feature to select the target terminal emulation type for Console Redirection. Select
VT100 to use the ASCII character set. Select VT100+ to add color and function key support.
Select ANSI to use the extended ASCII character set. Select VT-UTF8 to use UTF8 encoding
to map Unicode characters into one or more bytes. The options are VT100, VT100+, VT-
UTF8, andANSI.
Bits Per Second
This item sets the transmission speed for a serial port used in Console Redirection. Make
sure that the same speed is used in the host computer and the client computer. A lower
transmission speed may be required for long and busy lines. The options are 9600, 19200,
57600, and 115200 (bits per second).
99
Page 100
X10SRM-F/-TF User's Manual
Flow Control
Use this item to set the ow control for Console Redirection to prevent data loss caused by
buffer overow. Send a "Stop" signal to stop sending data when the receiving buffer is full.
Send a "Start" signal to start sending data when the receiving buffer is empty. The options
are None, Hardware RTS/CTS, and Software Xon/Xoff.
Data Bits
Use this feature to set the data transmission size for Console Redirection. The options are
7 Bits and 8 Bits.
Parity
A parity bit can be sent along with regular data bits to detect data transmission errors. Select
Even if the parity bit is set to 0, and the number of 1's in data bits is even. Select Odd if the
parity bit is set to 0, and the number of 1's in data bits is odd. Select None if you do not want
to send a parity bit with your data bits in transmission. Select Mark to add a mark as a parity
bit to be sent along with the data bits. Select Space to add a Space as a parity bit to be sent
with your data bits. The options are None, Even, Odd, Mark and Space.
Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard serial data
communication. Select 2 Stop Bits if slower devices are used. The options are 1 and 2.
ACPI Settings
WHEA Support
Select Enabled to support the Windows Hardware Error Architecture (WHEA) platform and
provide a common infrastructure for the system to handle hardware errors within the Windows
OS environment to reduce system crashes and to enhance system recovery and health
monitoring. The options are Disabled and Enabled.
High Precision Event Timer
Select Enabled to activate the High Performance Event Timer (HPET) that produces periodic
interrupts at a much higher frequency than a Real-time Clock (RTC) does in synchronizing
multimedia streams, providing smooth playback and reducing the dependency on other
timestamp calculation devices, such as an x86 RDTSC Instruction embedded in the CPU.
The High Performance Event Timer is used to replace the 8254 Programmable Interval Timer.
The options are Disabled and Enabled.
100
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.