ST TDA7801 User Manual

TDA7801

Digital input quad power amplifier with built-in diagnostics features

Features

■Integrated 110 dB D/A conversion

■I2S digital input (3.3/1.8 V) with TDM option

■Selectable input sampling frequency:

44.1kHz, 48 kHz, 96 kHz, 192 kHz

■MOSFET power outputs

■High output power capability 4x28 W/ 4 Ω @

14.4V, 1 kHz, 10 % THD

■Max. output power 4x72 W/2 Ω

■Full I2C bus driving (3.3/5 V):

– Independent front/rear soft play/ mute

– Selectable gain (four levels) for very low noise line-out function

– I2C bus digital diagnostics (including DC and AC load detection)

■Two I2C bus addresses and 8-ch TDM mode (only in PowerSO package)

■Optional non I2C bus mode

■Offset detector (play or mute mode)

■Clipping detector (selectable level) and diagnostics pin

■CMOS compatible enable pin (3.3/5 V)

■Full fault protection

■Four independent short circuit protections

■Linear thermal protection (four thermal warnings)

■ESD protection

Table 1. Device summary

PowerSO36	'!0'03
(slug-up)	Flexiwatt27
	(horizontal)

'!0'03

Flexiwatt27	'!0'03
	Flexiwatt27
(vertical)	(SMD)

Description

The TDA7801 is a new BCD technology quad bridge amplifier for car audio applications.

Thanks to the BCD6 technology it is possible to integrate a high performance D/A converter together with powerful MOSFET outputs.

The possibility of having the D/A conversion on board allows the performance to reach an outstanding 115 dB S/N ratio with more than 105 dB of dynamic range.

This device is equipped with a full diagnostics array that communicates the status of each speaker through the I2C bus. The possibility to control the configuration and behavior of the device by means of the I2C bus makes TDA7801 a very flexible machine.

Order code	Package	Packing
TDA7801PD	PowerSO36 (slug-up)	Tube
TDA7801PDTR	PowerSO36 (slug-up)	Tape and reel
TDA7801	Flexiwatt27 (vertical)	Tube
TDA7801H	Flexiwatt27 (horizontal)	Tube
TDA7801SM	Flexiwatt27 (SMD)	Tube
February 2012	Doc ID 022674 Rev 1	1/48
		www.st.com

Contents	TDA7801

Contents

1	Block diagram and pins description . . . . . . . . . . . . . . . . . . . . . . . . . . .		. 6
	1.1	Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	6
2	Application diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		7
	2.1	Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	9
3	Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		12

3.1 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.2 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.4 Electrical characteristics typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4	Operation mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		21
	4.1	Standby mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	21
	4.2	Tristate mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	21
	4.3	Amplifier mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	21

5	"PLL-filter /enable" pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . .		22
	5.1	Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	22
	5.2	Driving . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	22
6	Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		23
	6.1	Voltage supplies timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	23
	6.2	Turn-on diagnostic description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	23
	6.3	Permanent diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	25
	6.4	AC diagnostic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	26
	6.5	Output DC offset detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	26
	6.6	Multiple faults . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	27
	6.7	Faults availability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	27
	6.8	I2C programming/reading sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . .	27
	6.9	Legacy mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	28
	6.10	Thermal protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	28

2/48	Doc ID 022674 Rev 1

TDA7801 Contents

	6.11	Under-voltage threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		29
		6.11.1 Supply voltage auto-mute threshold . . . . . . . . . . . . . . . . . . . . . . . . . . .		29
		6.11.2	Digital mute disabling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	29
		6.11.3	Power-on reset threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	29
	6.12	Fast mute features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		30
7	I2S bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .			31
	7.1	Interface timings requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		32
	7.2	Group delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		33
8	I2C bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .			34

8.1 Writing procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8.2 Reading procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8.3 Data validity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8.4 Start and stop conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8.5 Byte format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 8.6 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

9	I2C registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		36
	9.1	IB0-Addr:"00000" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	36
	9.2	IB1-Addr:"00001" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	36
	9.3	IB2-Addr:"00010" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	37
	9.4	IB3-Addr:"00011" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	38
	9.5	IB4-Addr:"00100" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	38
	9.6	DB0-Addr:"10000" - Channel 1 (left front) . . . . . . . . . . . . . . . . . . . . . . . .	39
	9.7	DB1-Addr:"10001" - Channel 2 (left rear) . . . . . . . . . . . . . . . . . . . . . . . . .	40
	9.8	DB2-Addr:"10010"" - Channel 3 (right front) . . . . . . . . . . . . . . . . . . . . . .	41
	9.9	DB3-Addr:"10011" - Channel 4 (right rear) . . . . . . . . . . . . . . . . . . . . . . .	42
	9.10	DB4-Addr:"10100" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .	42
10	Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		43
11	Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .		47

Doc ID 022674 Rev 1

3/48

List of tables	TDA7801

List of tables

Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Table 2. Flexiwatt27 (vertical/SMD/horizontal) pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Table 3. PowerSO36 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Table 4. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 5. Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 6. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Table 7. Start-up diagnostic pulse typical timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Table 8. Multiple faults priority . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Table 9. System clock frequencies for common audio sampling frequencies . . . . . . . . . . . . . . . . . 32

Table 10. Example timing for tck = 1/fSCK, where fSCK is stated in the Table 9 . . . . . . . . . . . . . . . . . 33 Table 11. IB0-Addr:"00000" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Table 12. IB1-Addr:"00001" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 13. IB3-Addr:"00010" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table 14. IB3-Addr:"00011" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 15. IB4-Addr:"00100" . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 Table 16. DB0-Addr:"10000" - Channel 1 (left front). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 Table 17. DB1-Addr:"10001" - Channel 2 (left rear) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Table 18. DB2-Addr:"10010"" - Channel 3 (right front) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Table 19. DB3-Addr:"10011" - Channel 4 (right rear) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Table 20. DB4-Addr:"10100". . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Table 21. Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

4/48	Doc ID 022674 Rev 1

TDA7801	List of figures

List of figures

Figure 1. Block diagram (Flexiwatt27) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Figure 2. I2C bus mode application diagram (TDA7801/H/SM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 3. I2C bus mode application diagram (TDA7801PD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Figure 4. Legacy mode application diagram (TDA7801/H/SM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Figure 5. Legacy mode application diagram (TDA7801PD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Figure 6. Pin connection diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Figure 7. Quiescent current vs. supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 8. Output power vs. supply voltage (4 Ω). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 9. Output power vs. supply voltage (2 Ω ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 10. Distortion vs. output power (4 Ω) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 11. Distortion vs. output power (2 Ω) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 12. Distortion vs. frequency (4 Ω) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 13. Distortion vs. frequency (2 Ω) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 14. Vo vs. Vin (Gv1-2-3-4 settings). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 15. Vo vs. Vin (Gv1-2-3-4 settings + 6 dB dig. gain). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 16. Distortion vs. output voltage (LD-Gv2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 17. Distortion vs. output voltage (LD-Gv3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 18. Distortion vs. output voltage (LD-Gv4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 19. Output attenuation vs. Vs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 20. Crosstalk vs. frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 21. Supply voltage rejection vs. frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 22. Total power dissipation & efficiency vs. Po (4 Ω) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 23. Power dissipation vs. average Po (audio program simulation, 4 Ω) . . . . . . . . . . . . . . . . . . 20 Figure 24. Power dissipation vs. average Po (audio program simulation, 2 Ω) . . . . . . . . . . . . . . . . . . 20 Figure 25. ITU R-ARM frequency response, weighting filter for transient pop. . . . . . . . . . . . . . . . . . . 20 Figure 26. Standby driving circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 Figure 27. Turn-on diagnostic cycle. Positive and negative output behaviour. . . . . . . . . . . . . . . . . . . 23 Figure 28. Turn-on diag. cycle with transition in amp. mode. Positive and negative output behaviour 24 Figure 29. Short to GND and short to Vs, threshold description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Figure 30. Short across the speaker and open load threshold description, in amplifier mode. . . . . . . 25 Figure 31. Short across the speaker and open load threshold description, in line driver mode. . . . . . 25 Figure 32. Thermal muting diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Figure 33. Low voltage mute attenuation, supply voltage variation (Vs); result digital attenuation (At)29

Figure 34. TDM setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 Figure 35. I2S format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

Figure 36. Audio data input format. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Figure 37. Audio interface timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Figure 38. I2C bus protocol description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Figure 39. PowerSO36 (slug-up) mechanical data and package dimensions . . . . . . . . . . . . . . . . . . . 43 Figure 40. Flexiwatt27 (vertical) mechanical data and package dimensions. . . . . . . . . . . . . . . . . . . . 44 Figure 41. Flexiwatt27 (horizontal) mechanical data and package dimensions. . . . . . . . . . . . . . . . . . 45 Figure 42. Flexiwatt27 (SMD) mechanical data and package dimensions . . . . . . . . . . . . . . . . . . . . . 46

Doc ID 022674 Rev 1

5/48

Block diagram and pins description	TDA7801

1 Block diagram and pins description

1.1Block diagram

Figure 1. Block diagram (Flexiwatt27)

) #

#$ $)!'

6##

0,,FIL %.!",%

) #

#URRENTR

&ULLYL"ALANCED

/54,&

0,,

3CRAMBLER

GENERATORS

4RANSRESISTANCE

$IAGN

ARRAY

0OWER &ILTER

/54,&

73

#URRENTR

&ULLYL"ALANCED

/54,2

GENERATORS

)NTERPOL

3SCRAMBLER

4RANSRESISTANCE

3#+

ARRAY

0OWER &ILTER

/54,2

) 3

.OISE

3$ ?

INTERFACE

SHAPER

#URRENTR

&ULLYL"ALANCED

/542&

3$ ?

3CRAMBLER

GENERATORS

4RANSRESISTANCE

ARRAY

0OWER &ILTER

/542&

#URRENTR

&ULLYL"ALANCED

5422

34 "9

3CRAMBLER

GENERATORS

4RANSRESISTANCE

ARRAY

0OWER &ILTER

/5422

$ 6

$GND

! 6

!GND

4!"

07?'.$

'!0'03

6/48	Doc ID 022674 Rev 1

TDA7801	Application diagrams

2 Application diagrams

Figure 2.

I2C bus mode application diagram (TDA7801/H/SM)

6S

#

#

$ .

&

&

6CC

6CC

0,,, ,%.

/5452& /54

2 K7

2

#

7

P&

#

N&

/54522 2 /54

) ##"53

$!4!

4$!

#,+

4$! (

7'$60

/545,& /54

73

) 33).054

3#+

3$ ?

/545,2 /54

3$ ?

4!"

2

$'.$ !'.$

#

#

6

&

&

K7

#$ $)!'

'!0'03

Figure 3.

I2C bus mode application diagram (TDA7801PD)

6S

#

#

&

&

$ .

6CC

6CC 6CC 6CC

0,,, ,%.

/5452& /54

2 K7

2

#

7

P&

#

N&

/54522 2 /54

) ##"53

$!4!

#,+

4$! 0$

73

/545,& /54

3#+

) 33).054

3$ ?

3$ ?

/545,2 /54

!$$ SELECT

4!"

2

$'.$ !'.$

#

#

6

&

&

K7

#$ $)!'

'!0'03

Doc ID 022674 Rev 1

7/48

Application diagrams	TDA7801

Figure 4. Legacy mode application diagram (TDA7801/H/SM)

6S

#

#

&

&

$ .

6CC

6CC

0,,, ,%.

/5452& /54

2 K7

2

#

7

P&

#

N&

/54522 2 /54

2

-54%

K

#

4$!

7

&

4$! (

4$! 3-

/545,& /54

%.!",%

73

/545,2 /54

) 33).054

3#+

3$?

3$?

4!"

2

$'.$ !'.$

#

#

6

&

&

K7

#$ $)!'

'!0'03

Figure 5. Legacy mode application diagram (TDA7801PD)

6S

#

#

&

&

$ .

6CC

6CC 6CC 6CC

0,,, ,%.

/5452& /54

2 K7

2

#

7

P&

#

2

N&

/54522 2 /54

-54%

K7

#

%.!",%

4$! 0$

&

73

/545,& /54

3#+

) 33).054

3$?

3$?

/545,2 /54

4!"

2

$'.$ !'.$

#

#

6

&

&

K7

#$ $)!'	'!0'03

8/48	Doc ID 022674 Rev 1

TDA7801	Application diagrams

2.1Pin description

Figure 6. Pin connection diagrams

		) ###LOCK							) ###LOCK
		) ##$ATA							) ##$ATA
		07?'.$							07?'.$
		/54 4 22							/54 4 22
		#$ $)!'							#$ $)!'
		/54 4 22							/54 4 22
		6##							6##
		/54 4 2&							/54 4 2&
		07?'.$							07?'.$
		/54 4 2&							/54 4 2&
		! 6							! 6
		$ 6							$ 6
&LEXIWATT		!GND				&LEXIWATT			!GND
VERTICAL		$GND			3-$ HORIZONTAL				$GND
		3$ ?							3$ ?
		3$ ?							3$ ?
		3#+							3#+
		/54 4 ,&							/54 4 ,&
		07?'.$							07?'.$
		/54 4 ,&							/54 4 ,&
		6##							6##
		/545 ,2							/545 ,2
		73							73
		/545 ,2							/545 ,2
		07?'.$							07?'.$
		0LL FILTER %.!",%							0LL FILTER %.!",%
		4!"							4!"
	/54						4!"
	.#						#$ $)!'
	.#						/54
	07?'.$						6##
	/54						07?'.$
	! 6						6##
	$ 6						/54
	!GND		0OWER3/				) ##$ATA
	$GND						) ###LOCK
				SLUG UP
	3$ ?						) ##!DDRESS
	3$ ?						0LLLLOOP FILTER %NABLE
	3#+						/54
	.#						6##
	/54						.#
	07?'.$						07?'.$
	.#						6##
	.#						/54
	/54						73
									'!0'03

Doc ID 022674 Rev 1

9/48

Application diagrams			TDA7801
	Table 2.	Flexiwatt27 (vertical/SMD/horizontal) pin description
	N°	Pin	Function
	1	TAB	TAB connection (GND)
	2	Pll-filter / ENABLE	Pll loop filter / ENABLE
	3	PW_GND	Power ground channel 2
	4	OUT 2- / LR-	Channel 2 (Left Rear) negative output
	5	WS	Word select (I2S bus, logic input)
	6	OUT 2+ / LR+	Channel 2 (Left Rear) positive output
	7	Vcc	Channel 1 and 2 positive supply
	8	OUT 1- / LF-	Channel 1 (Left Front) negative output
	9	PW_GND	Power ground channel 1
	10	OUT 1+ / LF+	Channel 1 (Left Front) positive output
	11	SCK	Serial clock (I2S bus, logic input)
	12	SD2_4	Serial data channels 2 and 4 (I2S bus, logic input)
	13	SD1_3	Serial data channels 1 and 3 (I2S bus, logic input)
	14	Dgnd	Digital ground
	15	Agnd	Analog ground
	16	D3V	Digital 3.3 V supply filter
	17	A3V	Analog 3.3 V supply filter
	18	OUT3+ / RF+	Channel 3 (right front) positive output
	19	PW_GND	Power ground channel 3
	20	OUT3- / RF-	Channel 3 (right front) negative output
	21	Vcc	Channels 3 and 4 positive supply
	22	OUT4+ / RR+	Channel 4 (right rear) positive output
			Clip detector and diagnostic output:
			– Overcurrent protection intervention
	23	CD/DIAG	– Thermal warning
			– POR
			– (Open drain output)
	24	OUT4- / RR-	Channel 4 (right rear) negative output
	25	PW_GND	Power ground channel 4
	26	I2C Data	I2C data/legacy mode mute
	27	I2C Clock	I2C clock/enable legacy mode

10/48

Doc ID 022674 Rev 1

TDA7801			Application diagrams
	Table 3.	PowerSO36 pin description
	N°	Pin	Function
	1	TAB	TAB connection (GND)
			Clip detector and diagnostic output:
			Overcurrent protection intervention
	2	CD/DIAG	Thermal warning
			Offset detection
			POR (Open drain output)
	3	OUT4-	Channel 4 (right rear) negative output
	4	VCC	Channels 3-4 positive supply
	5	PW_GND	Power ground channel 4
	6	VCC	Channels 3-4 positive supply
	7	OUT4+	Channel 4 (right rear) positive output
	8	I2C Data	I2C Data / legacy mode mute
	9	I2C Clock	I2C Clock / enable legacy mode
	10	I2C Address	I2C Address
	11	Pll loop	Pll loop filter / Enable
		filter/Enable
	12	OUT2+	Channel 2 (left rear) positive output
	13	VCC	Channel 1-2 positive supply
	14	NC	Not connected
	15	PW_GND	Power ground channel 2
	16	VCC	Channel 1-2 positive supply
	17	OUT2-	Channel 2 (left rear) negative output
	18	WS	Word Select (I2S bus, logic input)
	19	OUT1-	Channel 1 (left front) negative output
	20	NC	Not connected
	21	NC	Not connected
	22	PW_GND	Power ground channel 1
	23	OUT1+	Channel 1 (left front) positive output
	24	NC	Not connected
	25	SCK	Serial clock (I2S bus, logic input)
	26	SD2_4	Serial data channels 2 and 4 (I2S bus, logic input)
	27	SD1_3	Serial data channels 1 and 3 (I2S bus, logic input)
	28	Dgnd	Digital ground
	29	Agnd	Analog ground
	30	D3V	Digital 3.3 V supply filter
	31	A3V	Analog 3.3 V supply filter
	32	OUT3+	Channel 3 (right front) positive output
	33	PW_GND	Power ground channel 3
	34	NC	Not connected
	35	NC	Not connected
	36	OUT3-	Channel 3 (right front) negative output

Doc ID 022674 Rev 1

11/48

Electrical specifications	TDA7801

3 Electrical specifications

3.1Absolute maximum ratings

Table 4.	Absolute maximum ratings
Symbol	Parameter		Value	Unit
Vop	Operating supply voltage		18	V
VS	DC supply voltage		28	V
Vpeak1	Peak supply voltage (for t = 50 ms)		50	V
Vpeak2	Peak supply voltage (for t = 500 ms)		34	V
Vi2cdata	I2C bus data pin voltage / legacy mode mute		20	V
Vi2ck	I2C bus clock pin voltage / enable legacy mode		50	V
Vi2s	I2S bus pins voltage		3.6	V
IO	Output peak current (not repetitive t = 100 µs)		8	A
IO	Output peak current (repetitive f > 10 Hz)		6	A
Ptot	Power dissipation Tcase = 70 °C		85	W
Fs max	Maximum input sample rate		200	kHz
Top	Operating temperature range:	Flexiwatt	-40 to 105	°C
		PowerSO	-40 to 85
Tstg, Tj	Storage and junction temperature		-55 to 150	°C
Cmax	Maximum capacitor vs. ground connected to the output		10	nF

3.2Thermal data

Table 5.	Thermal data
Symbol	Parameter		PowerSO36	Flexiwatt 27	Unit
Rth j-case	Thermal resistance junction-to-case	Max	1	1	°C/W

12/48

Doc ID 022674 Rev 1

TDA7801	Electrical specifications

3.3Electrical characteristics

Refer to the test circuit, VS = 14.4 V; RL = 4 Ω; f = 1 kHz; Tamb = 25 °C; unless otherwise specified.

Table 6.	Electrical characteristics
Symbol		Parameter	Test condition	Min.	Typ.	Max.	Unit
VS		Supply voltage range	-	8	-	18	V
Id		Total quiescent drain current	enable on amplifier mode muted	150	260	350	mA
		in amplifier mode
It		Total quiescent drain current	enable on tristate mode	30	45	60	mA
		in tristate mode
			RL = 4 Ω; max power	41	45	-	W
			THD = 10 %	25	28	-	W
PO		Output power	THD = 1 %	20	22	-	W
			RL = 2 Ω; max power	70	78	-	W
			RL = 2 Ω; THD 10%	43	49	-	W
			RL = 2 Ω; THD 1%	34	38	-	W
			PO = 1 W to 10 W, f=1 kHz, GV1	-	0.03	0.05	%
THD		Total harmonic distortion	PO = 1 W to 10 W, f=10 kHz, GV1	-	0.2	0.5	%
			RL =100 Ω, input=-10 dBFS,	-	0.01	0.02	%
			f=1 kHz, GV1,2,3,4
CT		Cross talk	f = 1 kHz to 10 kHz	60	80	-	dB
GV1		Voltage gain 1		14.9	-	16.9	dB (Vp)
GV2		Voltage gain 2	Output voltage @ -10 dBFS	9.45	-	11.45	dB (Vp)
GV3		Voltage gain 3		6.9	-	8.9	dB (Vp)
GV4		Voltage gain 4		1.45	-	3.45	dB (Vp)
FSV1		Full scale voltage GV1	Output voltage @ 0 dBFS	12.7	-	-	Vrms
			VS=18 V; RL = 100 Ω
FSV2		Full scale voltage GV2		6.65	-	8.35	Vrms
FSV3		Full scale voltage GV3	Output voltage @ 0 dBFS	4.9	-	6.2	Vrms
FSV4		Full scale voltage GV4		2.65	-	3.35	Vrms
DG		Delta voltage gain	Po =1 W	-0.5	-	0.5	dB
		20 Hz – 20 kHz
		Dynamic range
		GV = GV1	Bw=20 Hz to 20 kHz, un	105	110
DR		GV = GV2		100	105	-	dB
			weighted
		GV = GV3		100	105
		GV = GV4		98	103

Doc ID 022674 Rev 1

13/48

Electrical specifications							TDA7801
Table 6.	Electrical characteristics (continued)
Symbol		Parameter	Test condition	Min.	Typ.	Max.		Unit
		Output noise voltage
		GV = GV1	Bw =20 Hz to 20 kHz, un		25	35
EIN		GV = GV2		-	25	35		µV
			weighted
		GV = GV3			19	26
		GV = GV4			19	26
		Signal to noise ratio
		GV = GV1	Bw=20 Hz to 20 kHz, un	111	115
SNR		GV = GV2		105	109	-		dB
			weighted
		GV = GV3		105	109
		GV = GV4		100	104
GB		Gain balance		-1	-	+1		dB
SVR		Supply voltage rejection	f = 1 kHz;	50	70	-		dB
			Vr = 1 Vpk;
ISB		Stand-by current	Vpin ENABLE = 0v	-	-	10		µA
AM		Mute attenuation	-	80	-			dB
VOS		Offset voltage	Mute & Play	-50	-	50		mV
			Above this voltage the device is	7.8	-	-		V
			in play
VAM		Supply automute range
			Below this voltage the device is	-	-	6.8		V
			in mute
VPOWONRESET		Supply voltage of power-on	-	-	4.5	5		V
		reset
VOVERVOLTAGE		Over voltage shut-down	-	18		24		V
CDLK		Clip det high Leakage current	CD off	-	0	5		µA
CDSAT		Clip det sat. voltage	CD on; ICD = 1 mA	-	150	300		mV
CD1THD		Clip det THD level 1 %	-	-	1	2		%
CD2THD		Clip det THD level 5 %	-	3	5	7		%
CD3THD		Clip det THD level 10 %	-	7	10	13		%
				-	1.45	-
				-	5.8	-
				-	11.6	-
			Programmable by I2C bus
		Mute and unmute		-	23.2	-
Tmute			register IB1(6:4)					ms
		commutation time		-	34.8	-
			Fs =44.1 kHz
				-	69.6	-
				-	140	-
				-	278	-
NGL		Noise gating input level	Under this level the device is in	-	-102	-		dB
			mute

14/48

Doc ID 022674 Rev 1

TDA7801				Electrical specifications
Table 6.	Electrical characteristics (continued)
Symbol		Parameter	Test condition	Min.	Typ.	Max.	Unit
NGT		Noise gating time	Fs = 44100 Hz	-	92	-	ms
		Output noise voltage
		GV=GV1	Bw=20 Hz to 20 kHz, un		44.2	88
EIN2		GV=GV2	weighted, noise gating off,	-	42	84	µV
		GV=GV3	No input signal		31.2	63
		GV=GV4			21	42
Turn on diagnostics speaker mode
		Short to GND det. (below this
Pgnd		limit, the output is considered	-	-	-	1	V
		in short circuit to GND)
		Short to Vs det. (above this
Pvs		limit, the output is considered	-	Vs – 1	-	-	V
		in short circuit to VS)
		Normal operation thresholds.
Pnop		(Within these limits, the	-	2	-	Vs – 2	V
		output is considered without
		faults).
Lsc		Shorted load det.	-	-	-	0.5	Ω
Lop		Normal load det.	-	1.65	-	25	Ω
Lnop		Open load det.	-	75	-	-	Ω
Td		Max diagnostic time	Input sampling frequency	-	-	190	ms
			Fs = 44100 Hz
Turn on diagnostics booster mode
		Short to GND det. (below this
Pgnd		limit, the output is considered	-	-	-	1	V
		in short circuit to GND)
Pvs		Short to Vs det. (above this	-	Vs – 1	-	-	V
		limit, the output is considered
		in short circuit to Vs)
		Normal operation thresholds.
Pnop		(Within these limits, the	-	2	-	Vs – 2	V
		output is considered without
		faults).
Lsc		Shorted load det.	-	-	-	15	Ω
Lop		Normal load det.	-	0.065	-	1	kΩ
Lnop		Open load det.	-	3.5	-	-	kΩ
AC-diagnostic
IACTRESH		AC diagnostic current	IB4 – D6= ‘0’	250	375	500	mA
		threshold	IB4 – D6= ‘1’	125	187	250	mA

Doc ID 022674 Rev 1

15/48