■ AGC controlled IF amplifier with four inputs for
connection of up to four ceramic filters
■ Fully electronically adjustable
2
■ I
C/SPI controlled
Description
TDA7528
with fully integrated VCO
LQFP64
Its field of use includes all the current radio
broadcast services in the range of 50kHz to
163MHz for AM radio, FM radio and US weather
band. Digital standards such as DRM and HD
radio can also be handled. A single
supterheterodyne architecture with 10.7 MHz IFfrequency provides high dynamic range.
The IMR mixer has separate input and output
stages for AM frequency bands up to 30 MHz and
for FM frequencies above 30 MHz.
The integrated AM-preamplifier and the fully
integrated low-pass filter enable low cost
applications. Two FM inputs with different noise /
IP3 parameter, provide full flexibility for the prestage circuitry. Each mixer output is able to drive
two IF-filters, which can be selected by the
different IF-amplifier inputs.
The TDA7528 is a front-end module for use in car
radio receivers with digital IF processing, using
the STA3004, respectively the STA3005 backend
The fast tuning PLL controls two different VCO,
which are designed to operate without frequency
overlap.
Figure 10.LQFP64 (10x10x1.4mm) exposed pad down mechanical data and package dimensions . 63
Doc ID 13141 Rev 67/65
Product descriptionTDA7528
1 Product description
1.1 Summary
The TDA7528 is a front-end module for use in car radio receivers on the 50 kHz - 108 MHz
and 161 MHz - 163 MHz frequency bands. Its field of use includes all the current radio
broadcast services worldwide on long, medium and short wave, CB radio, FM radio on the
OIRT, Japanese and ITU frequency bands and the American weather band. Both analogue
AM and FM and digital standards such as DRM and HD radio (IBOC) can be handled.
The receiver is designed as a single super-heterodyne with an intermediate frequency of
10.7 MHz. The IF signal is digitized, filtered and demodulated in the appropriate backend IC.
The combination of two independently-operating front-ends with the backend makes phase
diversity operation possible or the simultaneous reception of two freely-selectable
frequencies with any combination of types of demodulation.
The TDA7528 IMR mixer has separate input- and output-stages for AM frequency bands up
to 30 MHz (narrowband services) and for FM frequencies above 30 MHz (broadband
signals).
As an option, the AM path can be operated with an integrated preamplifier stage and an
integrated low-pass filter to reduce interfering input signals on the IF and image frequencies.
The mixer has two FM inputs with different properties. The more sensitive (lower noise)
input is intended for the use of a passive pre-selection stage and the high level, advanced
IP3 input for an active preamplifier stage. The mixer outputs have a single ended low
impedance design to drive one or two IF filters with different bandwidths. A switchable gain
IF amplifier, independent IF AGC and an integrated anti-aliasing stage drive the IF A/D
converter of the backend. Programmable RF AGCs to actuate adjustable preamplifier
stages and two D/A converters for tuning external filter stages complete the reception path.
Two fully-integrated VCOs are included in the TDA7528, oscillating in a range around
3.7 GHz and 4.7 GHz respectively. The output signal of the selected VCO drives a
programmable divider generating the LO signal for the mixer stage. The PLL, integrated with
the exception of the loop filter, facilitates reception on all the above-mentioned frequencies,
rapid frequency changes in the standard tuning steps of 50 kHz for FM, 9 or 10 kHz for LW
and MW and 5 kHz for SW. The smallest available tuning steps are 12.5 kHz for FM and
1 kHz for all AM bands.
The TDA7528 is controlled by a serial command interface, switchable between SPI and I
protocol. The external reference source is typically 74.1 MHz. However, the TDA7528 also
has its own reference oscillator.
All the necessary calibration steps can be carried out electronically during production. An
integrated temperature sensor facilitates the adaptation of various parameters during
operation, like IF gain or AGC threshold.
2
C
8/65Doc ID 13141 Rev 6
TDA7528Product description
1.2 Block diagram
Figure 1.Block diagram
TDA7528
Doc ID 13141 Rev 69/65
Pin descriptionTDA7528
2 Pin description
2.1 Pin connection
Figure 2.Pinout diagram (top view)
GNDRF2
GP5/IFbuff
IFin1
GP2/TCAM2
IFin2
IFin3
VCCIF
IFin4/GP3/key
IFdec
TCIF2
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
GNDDIF
TCIFI
IFout1
IFout2
BIASD2
VDDdec
VCCBUS
MISO
MOSI
CLK
CS/AS
PS
GNDBUS
VCCRO
XTAL0
XTAL1
Balun1
Balundec
DAC2
DAC1
FMMIX1in
FMMIX1dec
FMAGC2/GP7
FMAGC1
FMMIX2in
FMMIX2dec
GNDRF1
AMAGC1
AMMIXdec
AMMIXin
AMFdec
AMFin
BALUNout1
BALUNout2
63
64
1
2
3
4
5
6
7
8
9
10
12
13
14
15
16
17 18 19 20 21
VCCRF2
61
62
TCAM
TCFM
59 58 57 56545553 52 51 50 49
60
22 23 24 25 26
BIASD1
271128 29 30 31 32
2.2 Pin description
Table 2.Pin function description
Pin #Pin nameDescription
1BALUN1Active balun input 1
2BALUNdecActive balun input 2 (decoupling)
3DAC2Tuning DAC 2 output
4DAC1Tuning DAC 1 output
5FMMIX1inFM mixer input – high gain stage = mode 1
6FMMIX1decFM mixer decouple
7FMAGC2/GP7FM AGC voltage output / alternative GP7 output
8FMAGC1FM AGC current output for PIN diode
9FMMIX2inFM Mixer input – low gain stage = mode2
GP4/UDS
AMLNAout
AMLNAin
AMLNAgnd
AMGC2/GP8
VCCRF1
VCOdec1
Vtune
VCOdec2
VCOGND
LFLC
LFHC
VDDPLL
GNDPLL
GP1
GNDRO
TDA7528_LQFP64_PinOut
10/65Doc ID 13141 Rev 6
TDA7528Pin description
Table 2.Pin function description (continued)
Pin #Pin nameDescription
10FMMIX2decFM Mixer decouple
11GNDRF1GND RF1 section
12AMAGC1AMAGC PIN diode driver output
13AMMIXdecAM mixer decouple
14AMMIXinAM mixer input
15AMFdecDecoupling of AM filter
16AMFinInput of AM filter
17AMLNAoutAM LNA output
18GP4/UDSGPIO 4 / UDS input
19AMAGC2/GP8AM AGC voltage output / alternative GP8 output
56GP2/TCAM2GPIO 2 / input for 2nd order time constant of AM AGC
57IFin1IF input 1 (= FM analog input)
58GP5/IFbuffGPIO 5 / IF buffer amplifier output
59GNDRF2GND RF2 section = active balun GND
60TCAMAM AGC time constant
61TCFMFM AGC time constant
62VCCRF2Supply voltage RF2 section
63Balunout1Active balun output 1 = FM output
64Balunout2Active balun output 2 = AM output
12/65Doc ID 13141 Rev 6
TDA7528Electrical characteristics
3 Electrical characteristics
3.1 Absolute maximum ratings
Table 3.Absolute maximum ratings
SymbolParameterValueUnit
V
V
T
CC
DD
amb
T
s
T
j
Supply voltage 5.5V
Supply voltage3.6V
Ambient temperature range-40 to 125°C
Storage temperature-55 to 150°C
Max. junction temperature150°C
Operating temperature and supply voltage range: -40 °C to 105 °C; 4.7 V to 5.35 V.
All specification parameter are fulfilled in this temperature and supply voltage range, unless
otherwise specified. Typical values reflect average measurement at T
V
The TDA7528 has a single 5 V supply. The 3.3 V supply for the VCO must be derived from
an external NPN transistor controlled by the internal voltage regulator. It is also possible to
use an external 3.3 V regulator. In this case, special care has to be taken on this 3.3V .
3.3.1 Power management
The TDA7528 detects whether all the voltages are high enough and stable when the
operating power supply is applied. The power-on reset is tripped and all the control registers
are set to "low" if this condition is not met.
As long as the voltages remain within the permissible range, the SPI/I
(in the I
2
C mode this can be detected by the μP through the acknowledge signal on every
communication with the bus master).
The SPI-/I
2
C interface is in power-on mode when the operating voltage is applied to the
TDA7528.
The following function groups can be switched on/off via SPI/I
●PLL {divider R, N and V, PFD, charge pump, VCO1 (3,7 GHz-VCO) or VCO2 (4,7 GHz-
3.3.2 Power-on circuit and low supply voltage detector
Power-on circuit:
The power-on circuit produces a reset whenever one of the following voltages is below it's
POR level. (BIASD1, BIASD2 < 1.2 V; VDDPLL < 2.4V; VCCIF < 3.8 V)
Low supply voltage detector:
The "PWR_STABLE_read" status bit has the value "0" after power on. This bit is set to "1"
by an SPI/I2C write command from the microcontroller in initialization communication to the
"PWR_STABLE_write" bit. The microcontroller cannot reset the "PWR_STABLE_read" bit. A
"0" transmitted in the "PWR_STABLE_write" bit has no effect.
If the power supply falls below the programmed threshold all registers are set to their poweron default, including that the "PWR_STABLE_read" bit is set to "0". By this the
microcontroller can verify at any time whether a critical drop in voltage (value "0") has taken
place since the last TDA7528 read out of this bit. The threshold voltage can be calibrated
14/65Doc ID 13141 Rev 6
TDA7528Electrical characteristics
indirect by measuring the DAC1 (9 bit) output voltage for DAC1=0x200 or the DAC2 (8 bit)
output voltage for DAC2=0x100).
The PWR_STABLE functionality can be switched on/off. The default value is the switched off
mode.
Table 5.Voltage sag detection electrical characteristics
SymbolParameterTest conditionsMin.TypMaxUnit
V
STHmin
V
STHmax
Min. supply voltage threshold-40 to 150 °C, Tj ≤150 °C4.14.34.5V
Max supply voltage threshold-4.44.64.9V
-Step size--100-mV
Time constant--1-μs
t
c
3.3.3 Voltage regulator
The internal voltage regulator drives the external transistor for the 3.3V supply of the VCO
and PLL. The 3.3 V voltage regulator for the bus interface and the reference oscillator is fully
integrated.
Internal voltage regulator with
external power transistor
3.13.33.5V
Current through external
current of external V
DD
transistor or from external
-6080mA
3.3 V supply
When an external 3.3 V supply is used for the VCO and PLL supply, special care has to be
taken on the supply voltages during the ramp-up phase:
●the 3.3 V supply must never be higher than the 5 V supply;
●the difference between 5 V and 3.3 V must never exceed 3.6 V.
The second prerequisite is automatically met using a 3.3 V Z-diode between the 5 V and the
3.3 V supplies.
Doc ID 13141 Rev 615/65
Electrical characteristicsTDA7528
3.4 FM - Section
3.4.1 IMR and active balun
The IMR mixer has two software-selectable FM inputs (referred to as mode 1 and mode 2).
These inputs are implemented with different gains, noise figures, IIP3, maximum input
signal.
There are two single ended outputs of the IMR mixer. One is dedicated to FM (Balunout1)
and the other to AM (Balunout2). It is not recommended to use both outputs in parallel.
Table 7.IMR and active balun electrical characteristics
SymbolParameterTest conditionMin.TypMaxUnits
(All parameter are referred to Balunout1, unless otherwise specified)
G
G
G
G
mix1
mix2
mix1
mix2
Gain vs. Balunout1
Gain vs. Balunout1
Gain vs. Balunout2
Gain vs. Balunout2
Mode 1 (unloaded gain)
Mode 2 (unloaded gain)
Mode 1 (unloaded gain)
Mode 2 (unloaded gain)
20
13
16
9
22
15
18
11
24
17
20
13
-Absolute gain error@ 100 MHz @ 25°C--± 1.0dB
Freq. range @ 25°C
-Gain error vs. frequency
47,0 to 74,0 MHz
76,0 to 90,0 MHz
87,5 to 108,0 MHz
30,0 to 170,0 MHz
--
± 0,5
± 0,5
± 0,5
± 2,0
-Gain error vs. temperature-40 °C to 105 °C--± 2,0dB
-Gain attenuation rangeControlled by IF-AGC17.520-dB
-Input impedance
-Input resistance
Mode 1
Mode 2
Mode 1
Mode 2
5
5
30
9.5
--kΩ
50
12.519.5
-Output impedanceActive balun152030Ω
-External load
V
out_max
V
in_max
Max. output voltage
Max. input voltage
Full current: reg14[5] = 0
Red. current: reg14[5] = 1
1dB below 1dB compression
point
Mode 1
Mode 2
1dB below 1dB compression
320
600
--
121123-dBμV
100
108
--dBμV
point
V
noise
d
noise
Input noise voltage – mode1
(1)
Input noise voltage – mode2
vnoise*atten*dnoise
Rsource=1.5 kΩ, noiseless
in 65 MHz-170 MHz range
Rsource = 800 Ω, noiseless
in 65 MHz-170 MHz range
AGC noise behavior
@ 6 dB attenuation
-
-6-dB
3.1
5
3.7
6
dB
dB
dB
kΩ
Ω
Ω
nV/√ Hz
16/65Doc ID 13141 Rev 6
TDA7528Electrical characteristics
Table 7.IMR and active balun electrical characteristics (continued)
(All parameter are referred to Balunout1, unless otherwise specified)
SymbolParameterTest conditionMin.TypMaxUnits
Mode 1
123
125
up to Vin/tone = 90 dBµV
3rd order intercept point
Reg9[5:4]=00
Mode 2
up to Vin/tone = 98 dBµV
up to 95 °C junction
Mode 2; reg14[3:2]=10
junction temperature > 90 °C129
Mode 1
Mode 2
@ 26.35 MHz
@ 100 MHz
144
157
1
9
130-
--dBμV
2
-IF rejection-38--dB
R
=1.5 kΩ
source
V
LO_IN
LO signal @ mixer input
@ fundamental LO freq.
--1040dBμV
@ LO harmonics
Incl. LC-tank with Q=2,
R
= 1.0 kΩ
V
LO_OUT
LO signal @ balun output
load
@ fundamental LO freq.
--
@ LO harmonics
I/Q gain adjust
I
QG
Min.
Max.
4bit--0.7
0.7
-gain step--0.1-dB
I/Q phase adjust
P
IQ
Min.
Max.
4bit--1.2
1.2
-Phase step--0.2-°
Center frequency adjust
-
Min.
Max.
3bit--2.4
2.4
-Frequency step--0.6-MHz
without gain/phase adjust3045-
IRRImage rejection ratio
1. Parameter not guaranteed by production test
with freq/gain adjust @ 25°C45--
with freq/gain/phase adjust
vs. complete temp. range
40--
-dBμV
-
dBμV
-dB
66
dBμV
60
-dB
-°
-MHz
dB
Doc ID 13141 Rev 617/65
Electrical characteristicsTDA7528
3.4.2 FM AGC
The time constant of the FM AGC is defined by an external capacitor and the programmable
internal currents (details given in the Ta bl e 8 ). The currents can be selected independently
for AGC attack and decay. By this a symmetrical behavior rather than a 2...250 times faster
attack behavior can be programmed.
Control behavior:
The FM-RF-AGC is realized with two output pins which control the gain of the corresponding
pre-stage.
The control behavior can be programmed to the following modes:
1.Controlled current output mode 1
data byte FMAGC[3:0] = 1000
positive current I = f(e): after reaching the AGC threshold voltage the current output
delivers a current I = f(e) up to -15 mA in a voltage range from 0.2V up to V
Figure 3.FM AGC - Controlled current output mode 1
Iout
Iout
15mA
15mA
f(e) current
f(e) currentf(e) current
CC
-1.5 V.
V_TCAGCFM
V_TCAGCFM
2. Controlled current output mode 2
data byte FMAGC[3:0] = 1100
Below the AGC threshold voltage the AGC output sinks a constant current of 5 mA.
When the RF input level crosses the AGC threshold voltage the current is reduced
down to 0mA with a quasi-log. behavior. At half control voltage the current becomes
positive and reaches up to -15 mA following an exponential function.
Figure 4.FM AGC - Controlled current output mode 2
Iout
Iout
Iout
f(e) - current
f(e) - current
f(e) - current
15m
15m
15m
A
A
A
1.65V
1.65V
1.65V
3. Constant current mode
data byte FMAGC[3:0] = 0100
The output current can be set to 2 mA source current. The AGC detector is in powerdown mode and only the pin diode driver is active.
4. Controlled Voltage / current output
data byte FMAGC[3:0] = 1011
voltage and current mode with hand-over: the Vthr level is programmable in the range
of 0.2 V to 2.6 V.
18/65Doc ID 13141 Rev 6
TDA7528Electrical characteristics
Figure 5.FM AGC - Controlled Voltage / current output
IoutVout
IoutVout
IoutVout
Vthr
Vthr
Vthr
Vthr
Vthr
5. Calibration mode
data byte FMAGC[3:0] = 0010
calibration mode for voltage output: The voltage Vthr can be switched directly to the
voltage output pin.
All other possible bit combinations of data byte FMAGC[3:0] are not recommended.
The voltage output can be configured as GPO.
The FMAGC2 output (voltage output) is short-circuit protected by a current limiter. The
FMAGC1 output (current output) needs an external resistor for current limitation. The
current output is voltage-tolerant up to V
, the voltage output up to VDD.
CC
The microcontroller can read the voltage at the AGC capacitor via the serial control
interface. On request of the microcontroller the measurement is done by applying the time
constant capacitor voltage to the central ADC (specified in chapter 3.10) and gives
information to calculate the AGC-attenuation.
The FM AGC system is controlled by a peak detector.
The Key AGC function is controlled by a D/A converter in the backend.
Table 8.FM-AGC electrical characteristics
SymbolParameterTest conditionMin.TypMaxUnits
Lthr
-Threshold steps4 bit control0.511.5dB
-Threshold error30 to170 MHz @ 25 °C-1.5-1,5dB
-Total threshold error30.0 to 170.0 MHz -3-3dB
-
-Frequency range-30-170MHz
-
-
Threshold RF level
Min. Threshold
Max Threshold
Temperature behavior of AGC
thresholds
Pin diode source current
(I ≈−1.5 mA * (exp(V
V
AGCTC
)-1))
DD
-
Pin diode sink current
(I ≈ 1 mA * (exp(V
AGCTC
-
1.65V)-1))
Referred to mixer input ----
Mode 1 - high gain mixer-86-
Mode 2 – low gain mixer-92-
Mode 1 - high gain mixer-100-
Mode 2 – low gain mixer-106-
--0.011-dB/°C
AGCTC
< 1V
---10mA
V
(due to exponential behavior,
external resistor needed)