ST TDA7309 User Manual

TDA7309
Fi
DIGITAL CONTROLLED STEREO AUDIO PROCESSOR
WITH LOUDNESS

1FEATURES

INPUT MULTIPLEXER:
3 STEREO INPUTS
RECORD OUTPUT FUNCTION
LOUDNESS FUNCTION
INDEPENDENT LEFT AND RIGHT VOLUME
CONTROL
SOFT MUTE FUNCTION
ALL FUNCTIONS PROGRAMMABLE VIA
SERIAL I
2
C BUS

2 DESCRIPTION

The TDA7309 is a control processor with indepen­dent left and right volume control for quality audio applications. Selectable external loudness and soft mute functions are provided.
Control is accomplished by serial I processor interface.

Figure 2. Block Diagram

2
C bus micro-
gure 1. Packages
DIP20
SO20

Table 1. Order Codes

Part Number Package
TDA7309 DIP20
TDA7309D SO20
TDA7309D013TR Tape & Reel
The AC signal setting is obtained by resistor net­works and switches combined with operational amplifiers.
Thanks to the used BIPOLAR/CMOS Technology, Low Distortion, Low Noise and Low DC stepping are obtained.
March 2006
LEFT
INPUTS
RIGHT
INPUTS
3 x
2.2µF
3 x
2.2µF
17
18
20
14
13
11
SELECTOR
SUPPLY
16 7 15
AGNDV
S
INPUT
CREF
Recout(L)
1
TDA7309
10
Recout(R)
22µF
LOUD(L)
LOUDNESS
LOUDNESS
LOUD(R)
19
VOLUME +
VOLUME +
12
100nF
100nF
SOFT MUTE
MUTE
MUTE
2
6
4
5
8
3 CSM
9
D93AU045A
OUT
LEFT
DIGGND
SDA
SCL
ADDR
OUT
RIGHT
BUSSERIAL BUS DECODER + LATCHES
Rev. 6
1/14
TDA7309

Figure 3. Pin Description

RecoutL
OUTL
CSM
SDA
SCL
DGND
GND
ADD
OUTR
1
2
3
4
5
6
7
8
9 LOUDR
IN3L20
LOUDL
19
IN2L
18
IN1L
17
V
16
15
14
13
S
CREF
IN1R
IN2R
12
RecoutR 10 IN3R11
D94AU058A

Table 2. Absolute Maximum Ratings

Symbol Parameter Value Unit
V
S
T
amb
T
stg
Operating Supply Voltage 10.5 V
Operating Ambient Temperature –40 to 85 °C
Storage Temperature Range –55 to +150 °C

Table 3. QUICK REFERENCE DATA

Symbol Parameter Test Condition Min. Typ. Max. Unit
V
S
V
CL
THD Total Harmonic Distortion V = 1Vrms, f = 1KHz 0.01 0.1 %
S/N Signal to Noise Ratio 106 dB
Sc Channel Separation f = 1KHz 100 dB
Operating Supply Voltage 6 10 V
Max. Input Signal Handling 2 Vrms
Volume Control 1.0dB step –95 0 dB Soft Mute Attenuation 60 dB Direct Mute Attenuation 100 dB

Table 4. Thermal Data

Symbol Parameter SO20 DIP20 Unit
R
th j-pins
Thermal resistance Junction to Pins 150 100 °C/W

Figure 4. Test Circuit

IN1L
2/14
IN2L
IN3L
RecoutL
IN1R
IN2R
IN3R
RecoutR
17
18
20
1
TDA7309
14
13
11
19 12 5 4 6
10
LL LR
SCL SDA DIGGND
3
2
16
15 CREF
8
D94AU057A
CSM
OUTL
AGND7
OUTR9
V
ADD
S
TDA7309
Table 5. Electrical Characteristcs (Refer to the test circuit, T
= 25°C, VS = 9V, RL = 10K, RG = 50Ω,
amb
all controls flat (G = 0), f = 1KHz unless otherwise specified.)
Symbol Parameter Test Condition Min. Typ. Max. Unit
SUPPLY
V
I
S
SVR Ripple Rejection 60 85 dB
INPUT SELECTORS
R
S
VOLUME CONTROL
C
RANGE
A
VMAX
A
STEP
E
E
V
DC
A
mute
SOFT MUTE
T
AUDIO OUTPUTS
V
CLIP
R
R
out
V
DC
GENERAL
e
NO
E t To t a l Tra c k i ng E r r o r A
S/N Signal to Noise Ratio all gains = 0dB; V
d Distortion 0.01 0.1 %
S
BUS INPUTS
V
IL
V
I
IN
V
(*) Hedevice work until 5V but no guarantee about SVR
Supply Voltage 5 (*) 9 10 V
S
Supply Current 7 10 mA
Input Resistance 35 50 65 K
I
Input Separation 80 90 dB
in
Control Range 92 dB
Max. Attenuation 87 92 95 dB
Step resolution 0.5 1 1.5 dB
Attenuation Set Error AV = 0 to -24dB -1.2 1.2 dB
A
= -24 to -56dB -3 2 dB
A
V
Tracking Error 2dB
T
DC Steps adjacent attenuation steps 0 3 mV
from 0dB to A
V max
0.5 5 mV
Output Mute Attenuation 80 100 dB
Delay Time C
d
= 22nF; 0 to –20dB
smute
Fast Mode 1 ms
Slow Mode 20 ms
Clipping Level d = 0.3% 2 2.6 Vrms
Output Load Resistance 2 K
L
Output Impedance 100 200 300
DC Voltage Level 3.8 V
Output Noise BW = 20-20KHz, flat; output
2.5 µV
muted
all gains = 0dB 5 15 µV
A curve all gains = 0dB 3 µV
= 0 to –24dB
V
= -24 to –56dB
A
V
= 1Vrms 95 106 dB
O
Channel Separation 80 100 dB
C
0 0
1 2
Input Low Voltage 1V
Input High Voltage 3 V
IH
Input Current Vin = 0.4V -5 +5 µA
Output Voltage SDA Acknowledge IO = 1.6mA 0.4 0.8 V
O
dB dB
3/14
TDA7309

Figure 5. Noise vs. Volume Setting.

Figure 6. SVRR vs. Frequency.

Figure 8. THD vs. R
LOAD
.

Figure 9. Channel Separation vs. Frequency.

Figure 7. THD vs. frequency

4/14
Figure 10. Output Clip Level vs. Supply
Voltage.
TDA7309
Figure 11. Quiescen Current vs. Supply
Voltage

Figure 12. Loudness vs. Volume Attenuation

Figure 13. Loudness vs. Frequency
(C
= 100nF) vs. Volume
LOAD

Figure 14. Loudness vs. External Capacitors

5/14
Loading...
+ 9 hidden pages