CMOS 8-bit Single-chip Microcomputer
For the availability of this product, please contact the sales office.
Description
The CXP861P16 is a highly integrated CMOS 8-bit
single-chip microcomputer which is mainly composed
of an 8-bit CPU, PROM, RAM and I/O ports. This
microcomputer features many other highperformance circuits in a single-chip CMOS design,
including an A/D converter, clock synchronized serial
interface, UART, stepping motor controller, PWM
generator, 16-bit timer/counter, and watchdog timer.
Also, the CXP861P16 provides the power-on reset
function as well as the sleep/stop function which
enables to lower power consumption.
This IC is the PROM-incorporated version of the
CXP86116 with built-in mask ROM. This provides the
additional feature of being able to write directly into
the program. Thus, it is most suitable for evaluation
use during system development and for smallquantity production.
Structure
Silicon gate CMOS IC
CXP861P16
80 pin QFP (PIastic)
Features
• Instruction set which supports a wide array of data types 213 types
— 16-bit arithmetic instruction/multiplication and division instructions/boolean bit operation
• Minimum instruction cycle During operation 400ns/instruction 10MHz
• Incorporated PROM capacity 16K bytes
• Incorporated RAM capacity 576 bytes
• Peripheral functions
— A/D converter 8-bit, 8-channel, successive comparison type (conversion time: 32µs at 10MHz)
— Serial interface Universal Asynchronous Receiver Transmitter (baud-rate generator incorporated)
8-bit clock synchronized type
— Stepping motor controller 2-channel stepping motor excitation output
— PWM output 2-channel 12-bit output
— Timer 2-channel 16-bit capture timer/counter
2-channel 16-bit timer/counter (step rate generation function incorporated)
19-bit time-base timer
— Watchdog timer
• Interrupts 17 factors, 15 vectors, multiple interrupt processing
• Standby mode SLEEP/STOP
• Package 80-pin plastic QFP
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
– 1 –
E95308-ST
CXP861P16
DD
Vpp
Vss
V
MP
RST
XTAL
EXTAL
NMI
PG3/INT3
PG2/INT2
PI3/INT1
PI1/INT0
PA0 to PA7
8
CL OCK GE NERA TOR/
SPC700
SYSTEM CONTROL
CPU CORE
PB0 to PB7
8
PORT A
PORT B
PC0 to PC7
8
PORT C
PD0 to PD7
8
PORT D
PE0 to PE7
8
PORT E
RAM
PF4 to PF7
PF0 to PF3
4
4
PORT F
2
4
PORT G
2
8
PG0, PG1
PG2 to PG5
PG6, PG7
PH0 to PH7
PORT H
576 BYTES
PRESCALER/
TIME BASE TIMER
4
PI0 to PI3
PORT I
PROM
16K BYTES
TIMER
WATCHDOG
CH-Y
MOTOR
STEPPING
CONTROLLER
PE7/Yd
PE6/Yc
PE5/Yb
PE4/Ya
PE3/Xd
PE2/Xc
INTERRUP T CONTROLLE R
CH-X
MOTOR
STEPPING
CONTROLLER
PE1/Xb
PE0/Xa
Block Diagram
SS
REF
DD
AV
AV
AV
UNIT
SERIAL
A/D CONVE RT ER
UART RECE IVER
GENE RATO R
UART BA UD RATE
UART TRANSMITTER
INTERFACE
1 6B IT TI MER/COUNTE R 0
1 6B IT TI MER/COUNTE R 1
1 6B IT TI MER/COUNTE R 3
1 6B IT TI MER/COUNTE R 2
1 2B IT P WM G ENE RATO R 0
1 2B IT P WM G ENE RATO R 1
8
PH5/S0
PH6/S1
PH1/TxD
PH0/RxD
PH4/SCK
PI0/EC0
PI2/EC1
PG4/TO0
PI1/CINT0
PG5/TO1
PG2/EC2
PI3/CINT1
PG3/EC3
PH3/PWM1
PH2/PWM0
PF0/AN0 to PF7/AN7
– 2 –
Pin Configuration (Top View)
CXP861P16
PA1
PA0
PB7
PB6
PB5
PB4
PB3
PB2
PB1
PB0
PC7
PC6
PC5
PC4
PC3
PC2
PC1
PC0
PD7
PD6
PD5
PD4
PD3
PD2
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
DD
V
Vss
Vpp
PA7
PA6
PA5
PA4
PA3
PA2
80
78
79
77
1
2
3
4
5
6
7
8
9
76
75
74
73
72
71
NMI
PE0/Xa
70
PE1/Xb
69
PE2/Xc
68
67
PE4/Ya
PE3/Xd
66
PE5/Yb
65
60
59
58
64
63
62
57
56
55
54
53
49
48
47
46
45
44
41
61
52
51
50
43
42
PE6/Yc
PE7/Yd
PG0
PG1
PG2/EC2/INT2
PG3/EC3/INT3
PG4/TO0
PG5/TO1
PG6
PG7
PI0/EC0
PI1/CINT0/INT0
PI2/EC1
PI3/CINT1/INT1
PF0/AN0
PF1/AN1
PF2/AN2
PF3/AN3
PF4/AN4
PF5/AN5
PF6/AN6
PF7/AN7
AV
DD
AVREF
25
PD1
26
PD0
27 28
PH7
29
PH6/SI
PH5/SO
31
30
PH4/SCK
MP
32
RST
33
SS
V
34
35
XTAL
36
EXTAL
PH3/PWM1
37
38
PH1/TxD
PH2/PWM0
Note) 1. Vpp (Pin 74) is always connected to VDD.
2. Vss (Pins 33 and 73) are both connected to GND.
3. MP (Pin 31) is always connected to VSS.
– 3 –
40
39
PH0/RxD
SS
AV
Pin Description
Symbol I/O Description
(Port A)
PA0 to PA7
Output
8-bit output port. 12mA sink current can be driven.
(8 pins)
(Port B)
PB0 to PB7
Output
8-bit output port.
(8 pins)
(Port C)
PC0 to PC7
I/O
8-bit I/O port. Enable to specify input/output by 4-bit unit.
(8 pins)
(Port D)
I/OPD0 to PD7
8-bit I/O port. Enable to specify input/output by 4-bit unit.
(8 pins)
CXP861P16
PE0/Xa
to
PE3/Xd
PE4/Ya
to
PE7/Yd
PF0/AN0
to
PF3/AN3
PF4/AN4
to
PF7/AN7
PG0
PG1
PG2/EC2/INT2
PG3/EC3/INT3
PG4/TO0
PG5/TO1
PG6
PG7
PH0/RxD
I/O/output
I/O/output
Input/input
Output/input
I/O
I/O/input/input
I/O/output
Output
I/O/input
(Port E)
8-bit I/O port. I/O can
be selected in a unit of
4 bits.
(8 pins)
(Port F)
Input port for the lower
4 bits; output port for
the upper 4 bits.
(8 pins)
(Port G)
I/O port for the lower
6 bits; output port for
the upper 2 bits.
Enable to specify
input/output by bit
unit.
(8 pins)
Output for stepping motor control circuit CH-X.
(4 pins)
Output for stepping motor control circuit CH-Y.
(4 pins)
Analog input to A/D converter.
(8 pins)
External event input for
timer/counter 2 and 3.
Input for external
interrupt request.
Output for capture and timer/counter.
(2 pins)
Input for UART reception data.
PH1/TxD
PH2/PWM0
PH3/PWM1
PH4/SCK
PH5/SO
PH6/SI
PH7
I/O/output
I/O/output
I/O/output
I/O/I/O
I/O/output
I/O/input
I/O
(Port H)
8-bit I/O port. Enable
to specify input/output
by bit unit.
(8 pins)
– 4 –
Output for UART transmission data.
PWM output.
(2 pins)
I/O for serial clock.
Output for serial data.
Input for serial data.
Symbol I/O Description
CXP861P16
PI0/EC0
PI1/CINT0 /
INT0
PI2/EC1
PI3/CINT1/
INT1
NMI
EXTAL
XTAL
RST
MP
AVDD
AVREF
AVss
VDD
Input/input/input
Input
Input
Output
I/O
Input
Input
External event input for timer/counter 0.
(Port I)
Capture input for
timer/counter 0.
Input for external
interruption request.
4-bit input port.
(4 pins)
External event input for timer/counter 1.
Capture input for
timer/counter 1.
Input for external
interruption request.
Non-maskable interruption request for active at falling edge.
Crystal connection for system clock oscillation. Input the clock to EXTAL
pin and at the same time input the clock with reversed phase to XTAL
pin when clock is input externally.
System reset for active at low level. RST pin becomes I/O pin, and
outputs low level at the power on with power-on reset function executed.
(mask option)
Always connect to VSS.
Positive power supply for A/D converter.
Reference supply voltage input for A/D converter.
GND for A/D converter.
Positive power supply.
Vpp
Vss
Positive power supply for built-in PROM writing.
Connect to VDD for normal operation.
GND. Connect both of Vss to GND.
– 5 –
I/O Circuit Formats for Pins
Hi-Z control
Port A or
Port B data
High current
12mA
(only for port A)
Input
protection
circuit
TTL level input
RD
Data bus
Port C data
Pin When resetCircuit format
Port A
CXP861P16
PA0 to PA7
PB0 to PB7
16 pins
PC0 to PC7
8 pins
Port B
Hi-Z
Port C
Hi-Z
Port D
PD0 to PD5
6 pins
PD6
PD7
2 pins
Port D
– 6 –
Hi-Z
Hi-Z