Desktop PCs
Notebook PCs
Printers
Game Consoles
Embedded Systems
Docking Stations
Key Benefits
USB Hub
— Fully compliant with Universal Serial Bus Specification
Revision 2.0
— HS (480 Mbps), FS (12 Mbps), and LS (1.5 Mbps)
compatible
— Two downstream ports, one upstream port
— Port mapping and disable support
— Port Swap: Programmable USB diff-pair pin location
— PHY Boost: Programmable USB signal drive strength
— Select presence of a permanently hardwired USB
peripheral device on a port by port basis
— Advanced power saving features
— Downstream PHY goes into low power mode when port
power to the port is disabled
— Full Power Management with individual or ganged
power control of each downstream port.
— Integrated USB termination Pull-up/Pull-down resistors
— Internal short circuit protection of USB differential signal
pins
SMSC LAN9512Revision 1.0 (04-20-09)
High-Performance 10/100 Ethernet Controller
— Fully compliant with IEEE802.3/802.3u
— Integrated Ethernet MAC and PHY
— 10BASE-T and 100BASE-TX support
— Full- and half-duplex support with flow control
— Preamble generation and removal
— Automatic 32-bit CRC generation and checking
— Automatic payload padding and pad removal
— Loop-back modes
— TCP/UDP checksum offload support
— Flexible address filtering modes
– One 48-bit perfect address
– 64 hash-filtered multicast addresses
– Pass all multicast
– Promiscuous mode
– Inverse filtering
– Pass all incoming with status report
— Wakeup packet support
— Integrated Ethernet PHY
Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for
construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC
reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications
before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent
rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated
version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors
known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not
designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property
damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of
this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered
trademark of Standard Microsystems Corporation (“SMSC”). Product names and company names are the trademarks of their respective holders.
SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE
OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL
DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT;
TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD
TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Revision 1.0 (04-20-09)2SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
1.1.1Overview
Figure 1.1 Internal Block Diagram
The LAN9512 is a high performance Hi-Speed USB 2.0 hub with a 10/100 Ethernet controller. With
applications ranging from embedded systems, desktop PCs, notebook PCs, printers, game consoles,
and docking stations, the LAN9512 is targeted as a high performance, low cost USB/Ethernet and
USB/USB connectivity solution.
The LAN9512 contains an integrated USB 2.0 hub, two integrated downstream USB 2.0 PHYs, an
integrated upstream USB 2.0 PHY, a 10/100 Ethernet PHY, a 10/100 Ethernet Controller, a TAP
controller, and a EEPROM controller. A block diagram of the LAN9512 is provided in Figure 1.1.
The LAN9512 hub provides over 30 programmable features, including:
PortMap (also referred to as port remap) which provides flexible port mapping and disabling
sequences. The downstream ports of the LAN9512 hub can be reordered or disabled in any sequence
to support multiple platform designs’ with minimum effort. For any port that is disabled, the LAN9512
automatically reorders the remaining ports to match the USB host controller’s port numbering scheme.
PortSwap which adds per-port programmability to USB differential-pair pin locations. PortSwap allows
direct alignment of USB signals (D+/D-) to connectors avoiding uneven trace length or crossing of the
USB differential signals on the PCB.
PHYBoost which enables four programmable levels of USB signal drive strength in USB port
transceivers. PHYBoost attempts to restore USB signal integrity that has been compromised by system
level variables such as poor PCB layout, long cables, etc..
Revision 1.0 (04-20-09)6SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
1.1.2USB Hub
The integrated USB hub is fully compliant with the USB 2.0 Specification and will attach to a USB host
as a Full-Speed Hub or as a Full-/High-Speed Hub. The hub supports Low-Speed, Full-Speed, and
High-Speed (if operating as a High-Speed hub) downstream devices on all of the enabled downstream
ports.
A dedicated Transaction Translator (TT) is available for each downstream facing port. This architecture
ensures maximum USB throughput for each connected device when operating with mixed-speed
peripherals.
The hub works with an external USB power distributed switch device to control V
downstream ports, and to limit current and sense over-current conditions.
All required resistors on the USB ports are integrated into the hub. This includes all series termination
resistors on D+ and D- pins and all required pull-down and pull-up resistors on D+ and D- pins. The
over-current sense inputs for the downstream facing ports have internal pull-up resistors.
Two external ports are available for general USB device connectivity.
1.1.3Ethernet Controller
The 10/100 Ethernet controller provides an integrated Ethernet MAC and PHY which are fully IEEE
802.3 10BASE-T and 802.3u 100BASE-TX compliant. The 10/100 Ethernet controller also supports
numerous power management wakeup features, including “Magic Packet”, “Wake on LAN” and “Link
Status Change”. These wakeup events can be programmed to initiate a USB remote wakeup.
The 10/100 Ethernet PHY integrates an IEEE 802.3 physical layer for twisted pair Ethernet
applications. The PHY block includes support for auto-negotiation, full or half-duplex configuration,
auto-polarity correction and Auto-MDIX. Minimal external components are required for the utilization of
the integrated PHY.
The Ethernet controller implements four USB endpoints: Control, Interrupt, Bulk-in, and Bulk-out. The
Bulk-in and Bulk-out Endpoints allow for Ethernet reception and transmission respectively.
Implementation of vendor-specific commands allows for efficient statistics gathering and access to the
Ethernet controller’s system control and status registers.
1.1.4EEPROM Controller
switching to
BUS
The LAN9512 contains an EEPROM controller for connection to an external EEPROM. This allows for
the automatic loading of static configuration data upon power-on reset, pin reset, or software reset.
The EEPROM can be configured to load USB descriptors, USB device configuration, and the MAC
address.
1.1.5Peripherals
The LAN9512 also contains a TAP controller, and provides three PHY LED indicators, as well as eight
general purpose I/O pins. All GPIOs can serve as remote wakeup events when LAN9512 is in a
suspended state.
The integrated IEEE 1149.1 compliant TAP controller provides boundary scan via JTAG.
1.1.6Power Management
The LAN9512 features three variations of USB suspend: SUSPEND0, SUSPEND1, and SUSPEND2.
These modes allow the application to select the ideal balance of remote wakeup functionality and
power consumption.
SUSPEND0: Supports GPIO, “Wake On LAN”, and “Magic Packet” remote wakeup events. This
suspend state reduces power by stopping the clocks of the MAC and other internal modules.
SMSC LAN95127Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
SUSPEND1: Supports GPIO and “Link Status Change” for remote wakeup events. This suspend
state consumes less power than SUSPEND0.
SUSPEND2: Supports only GPIO assertion for a remote wakeup event. This is the default suspend
mode for the LAN9512.
Revision 1.0 (04-20-09)8SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
NOTE: Exposed pad (VSS) on bottom of package must be connected to ground
NOTE: When HP Auto-MDIX is activated, the TXN/TXP pins can function as RXN/RXP and vice-versa
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
NUM
PINSNAMESYMBOL
EEPROM Data
1
1
1
1
NUM
PINSNAMESYMBOL
1
1
In
EEPROM Data
Out
EEPROM Chip
Select
EEPROM ClockEECLKO8This pin drives the EEPROM clock of the external
JTAG Test Port
Reset
JTAG Test
Mode Select
EEDIIS
EEDOO8This pin drives the EEDI input of the external
EECSO8This pin drives the chip select output of the external
nTRSTISThis active low pin functions as the JTAG test port
TMSISThis pin functions as the JTAG test mode select.
BUFFER
TYPEDESCRIPTION
This pin is driven by the EEDO output of the
(PD)
Table 2.2 JTAG Pins
BUFFER
TYPEDESCRIPTION
external EEPROM.
EEPROM.
EEPROM.
EEPROM.
reset input.
Note:This pin should be tied high if it is not
used.
JTAG Test Data
1
1
1
NUM
PINSNAMESYMBOL
1
1
Input
JTAG Test Data
Out
JTAG Test
Clock
System ResetnRESETISThis active low pin allows external hardware to
Ethernet
Full-Duplex
Indicator LED
General
Purpose I/O 0
TDIISThis pin functions as the JTAG data input.
TDOO12This pin functions as the JTAG data output.
TCKISThis pin functions as the JTAG test clock. The
nFDX_LEDOD12
GPIO0IS/O12/
maximum operating frequency of this clock is
25MHz.
Table 2.3 Miscellaneous Pins
BUFFER
TYPEDESCRIPTION
reset the device.
Note:This pin should be tied high if it is not
This pin is driven low (LED on) when the Ethernet
(PU)
OD12
(PU)
link is operating in full-duplex mode.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
used.
Revision 1.0 (04-20-09)10SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Table 2.3 Miscellaneous Pins (continued)
NUM
PINSNAMESYMBOL
Ethernet Link
Activity Indicator
1
Purpose I/O 1
Ethernet Speed
Indicator LED
1
Purpose I/O 2
1
Purpose I/O 3
LED
General
General
General
nLNKA_LEDOD12
GPIO1IS/O12/
nSPD_LEDOD12
GPIO2IS/O12/
GPIO3IS/O8/
BUFFER
TYPEDESCRIPTION
This pin is driven low (LED on) when a valid link is
(PU)
OD12
(PU)
(PU)
OD12
(PU)
OD8
(PU)
detected. This pin is pulsed high (LED off) for
80mS whenever transmit or receive activity is
detected. This pin is then driven low again for a
minimum of 80mS, after which time it will repeat
the process if TX or RX activity is detected.
Effectively, LED2 is activated solid for a link. When
transmit or receive activity is sensed, LED2 will
function as an activity indicator.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
This pin is driven low (LED on) when the Ethernet
operating speed is 100Mbs, or during autonegotiation. This pin is driven high during 10Mbs
operation, or during line isolation.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
1
1
1
1
1
1
General
Purpose I/O 4
General
Purpose I/O 5
General
Purpose I/O 6
General
Purpose I/O 7
Detect
Upstream
VBUS Power
Auto-MDIX
Enable
GPIO4IS/O8/
OD8
(PU)
GPIO5IS/O8/
OD8
(PU)
GPIO6IS/O8/
OD8
(PU)
GPIO7IS/O8/
OD8
(PU)
VBUS_DETIS_5VThis pin detects the state of the upstream bus
AUTOMDIX_ENISDetermines the default Auto-MDIX setting.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
This General Purpose I/O pin is fully programmable
as either a push-pull output, an open-drain output,
or a Schmitt-triggered input.
power. The Hub monitors VBUS_DET to determine
when to assert the USBDP0 pin's internal pull-up
resistor (signaling a connect event).
For bus powered hubs, this pin must be tied to
VDD33IO.
For self powered hubs, refer to the LAN9512
reference schematics.
0 = Auto-MDIX is disabled.
1 = Auto-MDIX is enabled.
1
SMSC LAN951211Revision 1.0 (04-20-09)
Test 1TEST1-Used for factory testing, this pin must always be left
unconnected.
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Table 2.3 Miscellaneous Pins (continued)
Datasheet
NUM
PINSNAMESYMBOL
1
1
1
1
1
NUM
PINSNAMESYMBOL
1
Test 2TEST2-Used for factory testing, this pin must always be
Test 3TEST3-Used for factory testing, this pin must always be
24 MHz Clock
Enable
24 MHz Clock CLK24_OUT08This pin outputs a 24 MHz clock that can be used
Test 4TEST4-Used for factory testing, this pin must always be left
Upstream
USB DMINUS 0
CLK24_ENISThis pin enables the generation of the 24 MHz
USBDM0AIOUpstream USB DMINUS signal.
BUFFER
TYPEDESCRIPTION
connected to VSS for proper operation.
connected to VDD33IO for proper operation.
clock on the CLK_24_OUT pin.
a reference clock for a partner hub.
unconnected.
Table 2.4 USB Pins
BUFFER
TYPEDESCRIPTION
1
1
USB DMINUS 2
1
USB DPLUS 2
1
USB DMINUS 3
1
USB DPLUS 3
USB Port Power
1
USB Port Power
1
Upstream
USB
DPLUS 0
Downstream
Downstream
Downstream
Downstream
Control 2
Control 3
USBDP0AIOUpstream USB DPLUS signal.
USBDM2AIODownstream USB peripheral 2 DMINUS signal.
USBDP2AIODownstream USB peripheral 2 DPLUS signal.
USBDM3AIODownstream USB peripheral 3 DMINUS signal.
USBDP3AIODownstream USB peripheral 3 DPLUS signal.
PRTCTL2IS/OD12
(PU)
PRTCTL3IS/OD12
(PU)
When used as an output, this pin enables power to
downstream USB peripheral 2.
When used as an input, this pin is used to sample
the output signal from an external current monitor
for downstream USB peripheral 2. An overcurrent
condition is indicated when the signal is low.
Refer to Section 2.1 for additional information.
When used as an output, this pin enables power to
downstream USB peripheral 3.
When used as an input, this pin is used to sample
the output signal from an external current monitor
for downstream USB peripheral 3. An overcurrent
condition is indicated when the signal is low.
Refer to Section 2.1 for additional information.
Revision 1.0 (04-20-09)12SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
USBRBIASAIUsed for setting HS transmit current level and on-
VDD18USBPLLPRefer to the LAN9512 reference schematics for
Table 2.5 Ethernet PHY Pins
TXNAIONegative output of the Ethernet transmitter. The
BUFFER
TYPEDESCRIPTION
chip termination impedance. Connect to an
external 12K 1.0% resistor to ground.
additional connection information.
Note:This pin can also be driven by a single-
ended clock oscillator. When this method
is used, XO should be left unconnected
BUFFER
TYPEDESCRIPTION
transmit data outputs may be swapped internally
with receive data inputs when Auto-MDIX is
enabled.
1
1
1
Data In Positive
7
1
1
+3.3V Analog
Power Supply
External PHY
Ethernet TX
Data Out
Positive
Ethernet RX
Data In
Negative
Ethernet RX
Bias Resistor
Ethernet PLL
+1.8V Power
Supply
TXPAIOPositive output of the Ethernet transmitter. The
transmit data outputs may be swapped internally
with receive data inputs when Auto-MDIX is
enabled.
RXNAIONegative input of the Ethernet receiver. The receive
data inputs may be swapped internally with
transmit data outputs when Auto-MDIX is enabled.
RXPAIOPositive input of the Ethernet receiver. The receive
data inputs may be swapped internally with
transmit data outputs when Auto-MDIX is enabled.
VDD33APRefer to the LAN9512 reference schematics for
connection information.
EXRESAIUsed for the internal bias circuits. Connect to an
external 12.4K 1.0% resistor to ground.
VDD18ETHPLLPRefer to the LAN9512 reference schematics for
additional connection information.
SMSC LAN951213Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Table 2.6 I/O Power Pins, Core Power Pins, and Ground Pad
Datasheet
NUM
PINSNAMESYMBOL
+3.3V I/O
Power
5
Digital Core
+1.8V Power
Supply Output
2
1
Note
2.1
NUM
PINSNAMESYMBOL
GroundVSSPGround
Note 2.1Exposed pad on package bottom (Figure 2.1).
VDD33IOP+3.3V Power Supply for I/O Pins.
VDD18COREP+1.8 V power from the internal core voltage
BUFFER
TYPEDESCRIPTION
Refer to the LAN9512 reference schematics for
connection information.
regulator. All VDD18CORE pins must be tied
together for proper operation.
Refer to the LAN9512 reference schematics for
connection information.
Table 2.7 No-Connect Pins
BUFFER
TYPEDESCRIPTION
6
No ConnectNC-These pins must be left floating for normal device
operation
Revision 1.0 (04-20-09)14SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Table 2.8 64-QFN Package Pin Assignments
PIN
NUMPIN NAME
1USBDM217NC33VDD33IO49VDD33A
2USBDP218NC34TEST250EXRES
3USBDM319VDD33IO35GPIO351VDD33A
4USBDP320nFDX_LED/
5VDD33A21nLNKA_LED/
6NC22nSPD_LED/
7NC23EECLK39VDD33IO55TXP
8NC24EECS40TEST356TXN
9NC25EEDO41AUTOMDIX_EN57VDD33A
10VDD33A26EEDI42GPIO658USBDM0
11VBUS_DET27VDD33IO43GPIO759USBDP0
12nRESET28nTRST44 CLK24_EN 60XO
PIN
NUMPIN NAME
GPIO0
GPIO1
GPIO2
PIN
NUMPIN NAME
36GPIO452RXP
37GPIO553RXN
38VDD18CORE54VDD33A
PIN
NUMPIN NAME
13TEST129TMS45CLK24_OUT61XI
14PRTCTL230TDI46VDD33IO62VDD18USBPLL
15VDD18CORE31TDO47TEST463USBRBIAS
16PRTCTL332TCK48VDD18ETHPLL64VDD33A
MUST BE CONNECTED TO VSS
EXPOSED PAD
SMSC LAN951215Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
USB Power
Switch
EN
OCS
5V
USB
Device
LAN9512
PRTCTL3
USB Power
Switch
EN
OCS
5V
USB
Device
PRTCTL2
2.1Port Power Control
This section details the usage of the port power control pins PRTCTL[3:2].
2.1.1Port Power Control Using a USB Power Switch
The LAN9512 has a single port power control and over-current sense signal for each downstream port.
When disabling port power the driver will actively drive a ‘0’. To avoid unnecessary power dissipation,
the internal pull-up resistor will be disabled at that time. When port power is enabled, the output driver
is disabled and the pull-up resistor is enabled, creating an open drain output. If there is an over-current
situation, the USB Power Switch will assert the open drain OCS signal. The schmitt trigger input will
recognize this situation as a low. The open drain output does not interfere. The overcurrent sense filter
handles the transient conditions, such as low voltage, while the device is powering up.
Datasheet
Figure 2.2 Port Power Control with USB Power Switch
Revision 1.0 (04-20-09)16SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
USB
Device
PRTCTL3
5V
Poly Fuse
LAN9512
USB
Device
PRTCTL2
5V
Poly Fuse
Datasheet
2.1.2Port Power Control Using a Poly Fuse
When using theLAN9512 with a poly fuse, an external diode must be used (See Figure 2.3). When
disabling port power, the driver will drive a ‘0’. This procedure will have no effect since the external
diode will isolate the pin from the load. When port power is enabled, the output driver is disabled and
the pull-up resistor is enabled, which creates an open drain output. This means that the pull-up resistor
is providing 3.3 volts to the anode of the diode. If there is an over-current situation, the poly fuse will
open. This will cause the cathode of the diode to go to 0 volts. The anode of the diode will be at 0.7
volts, and the Schmidt trigger input will register this as a low, resulting in an overcurrent detection. The
open drain output does not interfere.
Figure 2.3 Port Power Control with Poly Fuse
SMSC LAN951217Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
USB
Device
Poly Fuse
5V
USB
Device
PRTCTL2
LAN9512
PRTCTL3
Datasheet
Many customers use a single poly fuse to power all their devices. For the ganged situation, all power
control pins must be tied together.
Figure 2.4 Port Power with Ganged Control with Poly Fuse
Revision 1.0 (04-20-09)18SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
2.2Buffer Types
Table 2.9 Buffer Types
BUFFER TYPEDESCRIPTION
ISSchmitt-triggered Input
IS_5V5V Tolerant Schmitt-triggered Input
O8Output with 8mA sink and 8mA source
OD8Open-drain output with 8mA sink
O12Output with 12mA sink and 12mA source
OD12Open-drain output with 12mA sink
PU50uA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-
PD50uA (typical) internal pull-down. Unless otherwise noted in the pin description, internal
AIAnalog input
AIOAnalog bi-directional
ICLKCrystal oscillator input pin
OCLKCrystal oscillator output pin
PPower pin
ups are always enabled.
Note:Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on
internal resistors to drive signals external to LAN9512. When connected to a load
that must be pulled high, an external resistor must be added.
pull-downs are always enabled.
Note:Internal pull-down resistors prevent unconnected inputs from floating. Do not rely
on internal resistors to drive signals external to LAN9512. When connected to a
load that must be pulled low, an external resistor must be added.
SMSC LAN951219Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Chapter 3 EEPROM Controller (EPC)
LAN9512 may use an external EEPROM to store the default values for the USB descriptors and the
MAC address. The EEPROM controller supports most “93C46” type EEPROMs. A total of nine address
bits are used to support 256/512 byte EEPROMs.
Note: A 3-wire style 2K/4K EEPROM that is organized for 256/512 x 8-bit operation must be used.
The MAC address is used as the default Ethernet MAC address and is loaded into the MAC’s ADDRH
and ADDRL registers. If a properly configured EEPROM is not detected, it is the responsibility of the
Host LAN Driver to set the IEEE addresses.
After a system-level reset occurs, the device will load the default values from a properly configured
EEPROM. The device will not accept USB transactions from the Host until this process is completed.
The EEPROM controller also allows the Host system to read, write and erase the contents of the Serial
EEPROM.
3.1EEPROM Format
Table 3.1 illustrates the format in which data is stored inside of the EEPROM.
Datasheet
Note the EEPROM offsets are given in units of 16-bit word offsets. A length field with a value of zero
indicates that the field does not exist in the EEPROM. The device will use the field’s HW default value
in this case.
Note: For Device Descriptors, the only valid values for the length are 0 and 18.
Note: For Configuration and Interface Descriptors, the only valid values for the length are 0 and 18.
Note: The EEPROM programmer must ensure that if a String Descriptor does not exist in the
EEPROM, the referencing descriptor must contain 00h for the respective string index field.
Note: If no Configuration Descriptor is present in the EEPROM, then the Configuration Flags affect
the values of bmAttributes and bMaxPower in the Ethernet Controller Configuration Descriptor.
Note: If all String Descriptor lengths are zero, then a Language ID will not be supported.
Table 3.1 EEPROM Format
EEPROM ADDRESSEEPROM CONTENTS
00h0xA5
01hMAC Address [7:0]
02hMAC Address [15:8]
03hMAC Address [23:16]
04hMAC Address [31:24]
05hMAC Address [39:32]
06hMAC Address [47:40]
07hFull-Speed Polling Interval for Interrupt Endpoint
08hHi-Speed Polling Interval for Interrupt Endpoint
Revision 1.0 (04-20-09)20SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Table 3.1 EEPROM Format (continued)
09hConfiguration Flags
0AhLanguage ID Descriptor [7:0]
0BhLanguage ID Descriptor [15:8]
0ChManufacturer ID String Descriptor Length (bytes)
0DhManufacturer ID String Descriptor EEPROM Word Offset
0EhProduct Name String Descriptor Length (bytes)
0FhProduct Name String Descriptor EEPROM Word Offset
10hSerial Number String Descriptor Length (bytes)
11hSerial Number String Descriptor EEPROM Word Offset
12hConfiguration String Descriptor Length (bytes)
13hConfiguration String Descriptor Word Offset
14hInterface String Descriptor Length (bytes)
15hInterface String Descriptor Word Offset
16hHi-Speed Device Descriptor Length (bytes)
17hHi-Speed Device Descriptor Word Offset
18hHi-Speed Configuration and Interface Descriptor Length (bytes)
19hHi-Speed Configuration and Interface Descriptor Word Offset
1AhFull-Speed Device Descriptor Length (bytes)
1BhFull-Speed Device Descriptor Word Offset
1ChFull-Speed Configuration and Interface Descriptor Length (bytes)
1DhFull-Speed Configuration and Interface Descriptor Word Offset
1Eh-1FhRESERVED
20hVendor ID LSB Register (VIDL)
21hVendor ID MSB Register (VIDM)
22hProduct ID LSB Register (PIDL)
23hProduct ID MSB Register (PIDM)
24hDevice ID LSB Register (DIDL)
25hDevice ID MSB Register (DIDM)
26hConfig Data Byte 1 Register (CFG1)
27hConfig Data Byte 2 Register (CFG2)
28hConfig Data Byte 3 Register (CFG3)
29hNon-Removable Devices Register (NRD)
2AhPort Disable (Self) Register (PDS)
2BhPort Disable (Bus) Register (PDB)
SMSC LAN951221Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Table 3.1 EEPROM Format (continued)
2ChMax Power (Self) Register (MAXPS)
2DhMax Power (Bus) Register (MAXPB)
2EhHub Controller Max Current (Self) Register (HCMCS)
2FhHub Controller Max Current (Bus) Register (HCMCB)
30hPower-on Time Register (PWRT)
31hBoost_Up Register (BOOSTUP)
32hRESERVED
33hBoost_3:2 Register (BOOST32)
34hRESERVED
35hPort Swap Register (PRTSP)
36hPort Remap 12 Register (PRTR12)
37hPort Remap 3 Register (PRTR3)
Datasheet
38hRESERVED
39hStatus/Command Register (STCD)
Note: EEPROM byte addresses past 39h can be used to store data for any purpose.
Table 3.2 describes the Configuration Flags
Table 3.2 Configuration Flags Description
BITNAMEDESCRIPTION
7:3RESERVED00000b
2Remote Wakeup Support0 = The device does not support remote wakeup.
1RESERVED0b
0Power Method0 = The device Controller is bus powered.
1 = The device supports remote wakeup.
1 = The device Controller is self powered.
Revision 1.0 (04-20-09)22SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
3.1.1Hub Configuration
EEPROM offsets 20h through 39h comprise the Hub Configuration parameters. Table 3.3 describes
these parameters and their default ROM values (Values assumed if no valid EEPROM present).
Table 3.3 Hub Configuration
EEPROM
OFFSETDESCRIPTIONDEFAULT
20hVendor ID LSB Register (VIDL)
Least Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies
the Vendor of the user device (assigned by USB-Interface Forum).
21hVendor ID MSB (VIDM)
Most Significant Byte of the Vendor ID. This is a 16-bit value that uniquely identifies
the Vendor of the user device (assigned by USB-Interface Forum).
22hProduct ID LSB Register (PIDL)
Least Significant Byte of the Product ID. This is a 16-bit value that the Vendor can
assign that uniquely identifies this particular product (assigned by the OEM).
23hProduct ID MSB Register (PIDM)
Most Significant Byte of the Product ID. This is a 16-bit value that the Vendor can
assign that uniquely identifies this particular product (assigned by the OEM).
24hDevice ID LSB Register (DIDL)
Least Significant Byte of the Device ID. This is a 16-bit device release number in BCD
format (assigned by the OEM).
25hDevice ID MSB Register (DIDM)
Most Significant Byte of the Device ID. This is a 16-bit device release number in BCD
format (assigned by the OEM).
26hConfig Data Byte 1 Register (CFG1)
Refer to Table 3.4, “Config Data Byte 1 Register (CFG1) Format,” on page 28 for
details.
27hConfig Data Byte 2 Register (CFG2)
Refer to Table 3.5, “Config Data Byte 2 Register (CFG2) Format,” on page 29 for
details.
24h
04h
12h
95h
00h
Note 3.1
9Bh
18h
28hConfig Data Byte 3 Register (CFG3)
Refer to Table 3.6, “Config Data Byte 3 Register (CFG3) Format,” on page 30 for
details.
29hNon-Removable Devices Register (NRD)
Indicates which port(s) include non-removable devices.
0 = Port is removable
1 = Port is non-removable
Informs the host if one of the active ports has a permanent device that is not
detachable from the Hub.
Note:The device must provide its own descriptor data.
Bit 7 = RESERVED
Bit 6 = RESERVED
Bit 5 = RESERVED
Bit 4 = RESERVED
Bit 3 = 1; Port 3 non-removable
Bit 2 = 1; Port 2 non-removable
Bit 1 = 1; Port 1 non-removable
Bit 0 is RESERVED, always = 0b
Note:Bit 1 must be set to 1 by firmware for proper identification of the Ethernet
Controller as a non-removable device.
SMSC LAN951223Revision 1.0 (04-20-09)
00h
02h
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Table 3.3 Hub Configuration (continued)
EEPROM
OFFSETDESCRIPTIONDEFAULT
2AhPort Disable (Self) Register (PDS)
Disables 1 or more ports.
0 = Port is available
1 = Port is disabled
During Self-Powered operation, this selects the ports which will be permanently
disabled, and are not available to be enabled or enumerated by a host controller. The
ports can be disabled in any order, the internal logic will automatically report the
correct number of enabled ports to the USB host, and will reorder the active ports in
order to ensure proper function.
Bit 7 = RESERVED
Bit 6 = RESERVED
Bit 5 = RESERVED
Bit 4 = RESERVED
Bit 3 = 1; Port 3 disabled
Bit 2 = 1; Port 2 disabled
Bit 1 = 1; Port 1 disabled
Bit 0 is RESERVED, always = 0b
2BhPort Disable (Bus) Register (PDB)
Disables 1 or more ports.
0 = Port is available
1 = Port is disabled
During Bus-Powered operation, this selects the ports which will be permanently
disabled, and are not available to be enabled or enumerated by a host controller. The
ports can be disabled in any order, the internal logic will automatically report the
correct number of enabled ports to the USB host, and will reorder the active ports in
order to ensure proper function.
30h
30h
Bit 7 = RESERVED
Bit 6 = RESERVED
Bit 5 = RESERVED
Bit 4 = RESERVED
Bit 3 = 1; Port 3 disabled
Bit 2 = 1; Port 2 disabled
Bit 1 = 1; Port 1 disabled
Bit 0 is RESERVED, always = 0b
2ChMax Power (Self) Register (MAXPS)
Value in 2mA increments that the Hub consumes from an upstream port (VBUS) when
operating as a self-powered hub. This value includes the hub silicon along with the
combined power consumption (from VBUS) of all associated circuitry on the board.
This value also includes the power consumption of a permanently attached peripheral
if the hub is configured as a compound device, and the embedded peripheral reports
0mA in its descriptors.
Note:The USB2.0 Specification does not permit this value to exceed 100mA.
2DhMax Power (Bus) Register (MAXPB)
Value in 2mA increments that the Hub consumes from an upstream port (VBUS) when
operating as a bus-powered hub. This value includes the hub silicon along with the
combined power consumption (from VBUS) of all associated circuitry on the board.
This value also includes the power consumption of a permanently attached peripheral
if the hub is configured as a compound device, and the embedded peripheral reports
0mA in its descriptors.
01h
00h
Revision 1.0 (04-20-09)24SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Table 3.3 Hub Configuration (continued)
EEPROM
OFFSETDESCRIPTIONDEFAULT
2EhHub Controller Max Current (Self) Register (HCMCS)
Value in 2mA increments that the Hub consumes from an upstream port (VBUS) when
operating as a self-powered hub. This value includes the hub silicon along with the
combined power consumption (from VBUS) of all associated circuitry on the board.
This value does NOT include the power consumption of a permanently attached
peripheral if the hub is configured as a compound device.
Note:The USB2.0 Specification does not permit this value to exceed 100mA.
2FhHub Controller Max Current (Bus) Register (HCMCB)
Value in 2mA increments that the Hub consumes from an upstream port (VBUS) when
operating as a bus-powered hub. This value includes the hub silicon along with the
combined power consumption (from VBUS) of all associated circuitry on the board.
This value does NOT include the power consumption of a permanently attached
peripheral if the hub is configured as a compound device.
30hPower-on Time Register (PWRT)
The length of time that it takes (in 2mS intervals) from the time the host initiated
power-on sequence begins on a port until power is good on that port. System software
uses this value to determine how long to wait before accessing a powered-on port.
31hBoost_Up Register (BOOSTUP)
Refer to Table 3.7, “Boost_Up Register (BOOSTUP) Format,” on page 30 for details.
32hRESERVED00h
33hBoost_3:2 Register (BOOST32)
Refer to Table 3.8, “Boost_3:2 Register (BOOST32) Format,” on page 30 for details.
34hRESERVED00h
35hPort Swap Register (PRTSP)
Swaps the Upstream and Downstream USB DP and DM pins for ease of board routing
to devices and connectors.
01h
00h
32h
00h
00h
00h
0 = USB D+ functionality is associated with the DP pin and D- functionality is
associated with the DM pin.
1 = USB D+ functionality is associated with the DM pin and D- functionality is
associated with the DP pin.
Bit 7 = RESERVED
Bit 6 = RESERVED
Bit 5 = RESERVED
Bit 4 = RESERVED
Bit 3 = 1; Port 3 DP/DM is swapped
Bit 2 = 1; Port 2 DP/DM is swapped
Bit 1 = RESERVED
Bit 0 = 1; Upstream Port DP/DM is swapped
SMSC LAN951225Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Bit [7:4] =0000Physical Port 2 is Disabled
0001Physical Port 2 is mapped to Logical Port 1
0010Physical Port 2 is mapped to Logical Port 2
0011Physical Port 2 is mapped to Logical Port 3
All others RESERVED
Bit [3:0] =0000Physical Port 1 is Disabled
0001Physical Port 1 is mapped to Logical Port 1
0010Physical Port 1 is mapped to Logical Port 2
0011Physical Port 1 is mapped to Logical Port 3
All others RESERVED
Datasheet
Table 3.3 Hub Configuration (continued)
EEPROM
OFFSETDESCRIPTIONDEFAULT
36hPort Remap 12 Register (PRTR12)
When a hub is enumerated by a USB Host Controller, the hub is only permitted to
report how many ports it has. The hub is not permitted to select a numerical range or
assignment. The Host Controller will number the downstream ports of the hub starting
with the number 1, up to the number of ports that the hub reported having.
The host’s port number is referred to as “Logical Port Number” and the physical port
on the hub is the “Physical Port Number”. When remapping mode is enabled, (see
Port Re-Mapping Enable (PRTMAP_EN) bit in Config Data Byte 3 Register (CFG3)
Format) the hub’s downstream port numbers can be remapped to different logical port
numbers (assigned by the host).
Note:The OEM must ensure that Contiguous Logical Port Numbers are used,
starting from #1 up to the maximum number of enabled ports. This ensures
that the hub’s ports are numbered in accordance with the way a Host will
communicate with the ports.
21h
Revision 1.0 (04-20-09)26SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Bit [7:4] =-RESERVED
Bit [3:0] =0000Physical Port 3 is Disabled
0001Physical Port 3 is mapped to Logical Port 1
0010Physical Port 3 is mapped to Logical Port 2
0011Physical Port 3 is mapped to Logical Port 3
All others RESERVED
Datasheet
Table 3.3 Hub Configuration (continued)
EEPROM
OFFSETDESCRIPTIONDEFAULT
37hPort Remap 3 Register (PRTR3)
When a hub is enumerated by a USB Host Controller, the hub is only permitted to
report how many ports it has. The hub is not permitted to select a numerical range or
assignment. The Host Controller will number the downstream ports of the hub starting
with the number 1, up to the number of ports that the hub reported having.
The host’s port number is referred to as “Logical Port Number” and the physical port
on the hub is the “Physical Port Number”. When remapping mode is enabled (see
Port Re-Mapping Enable (PRTMAP_EN) bit in Config Data Byte 3 Register (CFG3)
Format), the hub’s downstream port numbers can be remapped to different logical port
numbers (assigned by the host).
Note:The OEM must ensure that Contiguous Logical Port Numbers are used,
starting from #1 up to the maximum number of enabled ports, this ensures
that the hub’s ports are numbered in accordance with the way a Host will
communicate with the ports.
03h
38hRESERVED00h
39hStatus/Command Register (STCD)
SMSC LAN951227Revision 1.0 (04-20-09)
Refer to Table 3.9, “Status/Command Register (STCD) Format,” on page 31 for
details.
Note 3.1Default value is dependent on device revision.
01h
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Table 3.4 Config Data Byte 1 Register (CFG1) Format
BITSDESCRIPTIONDEFAULT
Datasheet
7Self or Bus Power (SELF_BUS_PWR)
Selects between Self or Bus-Powered operation.
0 = Bus-Powered
1 = Self-Powered
The Hub is either Self-Powered (draws less than 2mA of upstream bus
power) or Bus-Powered (limited to a 100mA maximum of upstream power
prior to being configured by the host controller).
When configured as a Bus-Powered device, the SMSC Hub consumes less
than 100mA of current prior to being configured. After configuration, the BusPowered SMSC Hub (along with all associated hub circuitry, any embedded
devices if part of a compound device, and 100mA per externally available
downstream port) must consume no more than 500mA of upstream VBUS
current. The current consumption is system dependent, and the OEM must
ensure that the USB2.0 specifications are not violated.
When configured as a Self-Powered device, <1mA of upstream VBUS
current is consumed and all ports are available, with each port being capable
of sourcing 500mA of current.
6RESERVED0b
5High Speed Disable (HS_DISABLE)
Disables the capability to attach as either a High/Full-Speed device, and
forces attachment as Full-Speed only (no High-Speed support).
Enables one transaction translator per port operation.
1b
0b
1b
Selects between a mode where only one transaction translator is available
for all ports (Single-TT), or each port gets a dedicated transaction translator
(Multi-TT) {Note: The host may force Single-TT mode only}.
0 = Single TT for all ports.
1 = One TT per port (multiple TT's supported)
3EOP Disable (EOP_DISABLE)
Disables EOP generation of EOF1 when in Full-Speed mode. During FS
operation only, this permits the Hub to send EOP if no downstream traffic is
detected at EOF1. See Section 11.3.1 of the USB 2.0 Specification for
additional details.
Note:Generation of an EOP at the EOF1 point may prevent a Host
controller (operating in FS mode) from placing the USB bus in
suspend.
0 = An EOP is generated at the EOF1 point if no traffic is detected.
1 = EOP generation at EOF1 is disabled (note: this is normal USB
operation).
Note:This is a rarely used feature in the PC environment, existing drivers
may not have been thoroughly debugged with this feature enabled.
It is included because it is a permitted feature in Chapter 11 of the
USB specification.
1b
Revision 1.0 (04-20-09)28SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Table 3.4 Config Data Byte 1 Register (CFG1) Format (continued)
BITSDESCRIPTIONDEFAULT
2:1Over Current Sense (CURRENT_SNS)
Selects current sensing on a port-by-port basis, all ports ganged, or none
(only for bus-powered hubs) The ability to support current sensing on a port
or ganged basis is hardware implementation dependent.
00 = Ganged sensing (all ports together)
01 = Individual port-by-port
1x = Over current sensing not supported (must only be used with BusPowered configurations!)
0Port Power Switching (PORT_PWR)
Enables power switching on all ports simultaneously (ganged), or port power
is individually switched on and off on a port by port basis (individual). The
ability to support power enabling on a port or ganged basis is hardware
implementation dependent.
0 = Ganged switching (all ports together)
1 = Individual port by port switching
Table 3.5 Config Data Byte 2 Register (CFG2) Format
BITSDESCRIPTIONDEFAULT
7:6RESERVED00b
5:4Over Current Timer (OC_TIMER)
Over Current Timer delay
01b
1b
01b
00 = 50ns
01 = 100ns (This is the recommended value)
10 = 200ns
11 = 400ns
3Compound Device (COMPOUND)
Allows the OEM to indicate that the Hub is part of a compound (see the USB
Specification for definition) device. The applicable port(s) must also be
defined as having a “Non-Removable Device”.
0 = No
1 = Yes, Hub is part of a compound device
2:0RESERVED000b
1b
SMSC LAN951229Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Table 3.6 Config Data Byte 3 Register (CFG3) Format
BITSDESCRIPTIONDEFAULT
7:4RESERVED0h
Datasheet
3Port Re-Mapping Enable (PRTMAP_EN)
Selects the method used by the Hub to assign port numbers and disable
ports.
0 = Standard Mode. The following EEPROM addresses are used to define
which ports are enabled. The ports mapped as Port’n’ on the Hub are
reported as Port’n’ to the host, unless one of the ports is disabled, then the
higher numbered ports are remapped in order to report contiguous port
numbers to the host.
EEPROM Address 2Ah: Port Disable for Self-Powered operation
EEPROM Address 2Bh: Port Disable for Bus-Powered operation
1 = Port Re-Map mode. The mode enables remapping via the following
EEPROM addresses:
EEPROM Address 36h: Port Remap 12
EEPROM Address 37h: Port Remap 3
2:0RESERVED000b
Table 3.7 Boost_Up Register (BOOSTUP) Format
BITSDESCRIPTIONDEFAULT
0b
7:2RESERVED000000b
1:0Upstream USB Electrical Signaling Drive Strength Boost Bit for
Resets the internal memory back to nRESET assertion default settings.
0 = Normal Run/Idle State
1 = Force a reset of the registers to their default state
Note:During this reset, this bit is automatically cleared to its default value
of 0.
0USB Attach and Write Protect (USB_ATTACH)
00b
0b
1b
0 = Device is in configuration state
1 = Hub will signal a USB attach event to an upstream device, and the
internal memory (address range 00h - FEh) is “write-protected” to prevent
unintentional data corruption.
Note:This bit is write once and is only cleared by assertion of the external
nRESET or POR.
SMSC LAN951231Revision 1.0 (04-20-09)
DATASHEET
3.2EEPROM Defaults
The signature value of 0xA5 is stored at address 0. A different signature value indicates to the
EEPROM controller that no EEPROM or an un-programmed EEPROM is attached to the device. In
this case, the hardware default values are used, as shown in Ta b le 3 .1 0 .
USB Hub with Integrated 10/100 Ethernet Controller
Certain system level resets (USB reset, POR, nRESET, and SRST) cause the EEPROM contents to
be loaded into the device. After a reset, the EEPROM controller attempts to read the first byte of data
from the EEPROM. If the value 0xA5 is read from the first address, then the EEPROM controller will
assume that the external Serial EEPROM is configured for auto-loading. If a value other than 0xA5 is
read from the first address, the EEPROM auto-load will not commense.
FFFFFFFFFFFFh
01h
04h
05h
01h
0424h
EC00h
Note: The EEPROM contents are loaded for both the Hub and the Ethernet Controller as a result of
a POR or nRESET. The USB reset results only in the loading of the MAC address from the
EEPROM. A software reset (SRST) or a EEPROM Reload Command causes the EEPROM
contents related solely to the Ethernet Controller to be loaded.
Revision 1.0 (04-20-09)32SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
3.4An Example of EEPROM Format Interpretation
Table 3.11 and Table 3.12 provide an example of how the contents of a EEPROM are formatted.
Table 3.11 is a dump of the EEPROM memory (256-byte EEPROM), while Table 3.12 illustrates, byte
Note 4.1When powering this device from laboratory or system power supplies, it is important that
the absolute maximum ratings not be exceeded or device failure can result. Some power
supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In
addition, voltage transients on the AC power line may appear on the DC output. If this
possibility exists, it is suggested that a clamp circuit be used.
Note 4.2This rating does not apply to the following pins: XI, XO, EXRES, USBRBIAS.
Note 4.3This rating does not apply to the following pins: EXRES, USBRBIAS.
Note 4.4Performed by independant 3rd party test facility.
*Stresses exceeding those listed in this section could cause permanent damage to the device. This is
a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability. Functional operation of the device at any condition exceeding those indicated in
Section 4.2, "Operating Conditions**", Section 4.4, "DC Specifications", or any other applicable section
of this specification is not implied. Note, device signals are NOT 5 volt tolerant unless specified
otherwise.
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
4.3Power Consumption
This section details the power consumption of the device as measured during various modes of
operation. Power dissipation is determined by temperature, supply voltage, and external source/sink
requirements.
4.3.1Operational Current Consumption & Power Dissipation
Table 4.1 Operational Current Consumption & Power Dissipation (VDD33IO = VDD33A = 3.3V)
PARAMETERMINTYPICALMAXUNIT
100BASE-TX Full Duplex (USB High-Speed)
Supply current (VDD33IO, VDD33A)231mA
Power Dissipation (Device Only)763mW
10BASE-T Full Duplex (USB High-Speed)
Supply current (VDD33IO, VDD33A)188mA
Power Dissipation (Device Only)621mW
10BASE-T Full Duplex (USB Full-Speed)
Supply current (VDD33IO, VDD33A)152mA
Power Dissipation (Device Only)502mW
Note: All values measured with maximum simultaneous traffic on the Ethernet port and all USB ports.
Note: Magnetic power consumption:
100BASE-TX: ~42mA
10BASE-T: ~104mA
SMSC LAN951239Revision 1.0 (04-20-09)
DATASHEET
4.4DC Specifications
Table 4.2 I/O Buffer Characteristics
PARAMETERSYMBOLMINTYPMAXUNITSNOTES
IS Type Input Buffer
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Low Input Level
High Input Level
Negative-Going Threshold
Positive-Going Threshold
SchmittTrigger Hysteresis
(V
- V
ILT
)
IHT
Input Leakage
(VIN = VSS or VDD33IO)
Input Capacitance
IS_5V Type Input Buffer
Low Input Level
High Input Level
Negative-Going Threshold
Positive-Going Threshold
SchmittTrigger Hysteresis
- V
(V
IHT
ILT
)
Input Leakage
(VIN = VSS or VDD33IO)
Input Leakage
(VIN = 5.5V)
V
V
V
V
V
V
V
C
V
V
V
ILI
IHI
ILT
IHT
HYS
I
IH
IN
ILI
IHI
ILT
IHT
HYS
I
IH
I
IH
-0.3
1.01
1.39
345
-10
-0.3
1.01
1.39
345
-10
1.18
1.6
420
1.18
1.6
420
3.6
1.35
1.8
485
10
2.5
5.5
1.35
1.8
485
10
120
V
V
V
V
mV
uA
pF
V
V
V
V
mV
uA
uA
Schmitt trigger
Schmitt trigger
Note 4.5
Schmitt trigger
Schmitt trigger
Note 4.5
Note 4.5, Note 4.6
Input Capacitance
C
IN
3.5
pF
O8 Type Buffers
Low Output Level
High Output Level
V
OL
V
OH
VDD33IO - 0.4
0.4V
V
IOL = 8mA
IOH = -8mA
OD8 Type Buffer
Low Output LevelV
OL
0.4VIOL = 8mA
O12 Type Buffers
Low Output Level
High Output Level
V
OL
V
OH
VDD33IO - 0.4
0.4V
V
IOL = 12mA
IOH = -12mA
OD12 Type Buffer
Low Output LevelV
ICLK Type Buffer (XI Input)
Low Input Level
High Input Level
OL
V
ILI
V
IHI
-0.3
1.4
0.4VIOL = 12mA
Note 4.7
0.5
3.6
V
V
Note 4.5This specification applies to all inputs and tri-stated bi-directional pins. Internal pull-down
and pull-up resistors add +/- 50uA per-pin (typical)
Revision 1.0 (04-20-09)40SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Note 4.6This is the total 5.5V input leakage for the entire device.
Note 4.7XI can optionally be driven from a 25MHz single-ended clock oscillator.
Table 4.3 100BASE-TX Transceiver Characteristics
PARAMETERSYMBOLMINTYPMAXUNITSNOTES
Peak Differential Output Voltage HighV
Peak Differential Output Voltage LowV
Signal Amplitude SymmetryV
Signal Rise and Fall TimeT
Rise and Fall SymmetryT
Duty Cycle DistortionD
Overshoot and UndershootV
PPH
PPL
SS
RF
RFS
CD
OS
950-1050mVpkNote 4.8
-950--1050mVpkNote 4.8
98-102%Note 4.8
3.0-5.0nSNote 4.8
--0.5nSNote 4.8
355065%Note 4.9
--5%
Jitter1.4nSNote 4.10
Note 4.8Measured at line side of transformer, line replaced by 100Ω (+/- 1%) resistor.
Note 4.9Offset from 16nS pulse width at 50% of pulse peak.
Note 4.10 Measured differentially.
Table 4.4 10BASE-T Transceiver Characteristics
PARAMETERSYMBOLMINTYPMAXUNITSNOTES
Transmitter Peak Differential Output VoltageV
Receiver Differential Squelch ThresholdV
OUT
DS
2.22.52.8VNote 4.11
300420585mV
Note 4.11 Min/max voltages guaranteed as measured with 100Ω resistive load.
SMSC LAN951241Revision 1.0 (04-20-09)
DATASHEET
4.5AC Specifications
25 pF
OUTPUT
This section details the various AC timing specifications of the LAN9512.
Note: The USBDP and USBDM pin timing adheres to the USB 2.0 specification. Refer to the
Universal Serial Bus Revision 2.0 specification for detailed USB timing information.
4.5.1Equivalent Test Load
Output timing specifications assume the 25pF equivalent test load illustrated in Figure 4.1 below.
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
4.5.2Reset Timing
The nRESET pin input assertion time must be a minimum of 1 μS. Assertion of nRESET is not a
requirement. However, if used, it must be asserted for the minimum period specified.
Figure 4.1 Output Equivalent Test Load
Revision 1.0 (04-20-09)42SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
EECLK
EEDO
EEDI
EECS
t
ckldis
t
cshckh
EEDI (VERIFY)
t
ckhtckl
t
ckcyc
t
cklcsl
t
csl
t
dvckhtckhdis
t
dsckh
t
dhckh
t
dhcsl
t
cshdv
Datasheet
4.5.3EEPROM Timing
The following specifies the EEPROM timing requirements for LAN9512:
Figure 4.1 EEPROM Timing
Table 4.5 EEPROM Timing Values
SYMBOLDESCRIPTIONMINTYPMAXUNITS
t
ckcyc
t
ckh
t
ckl
t
cshckh
t
cklcsl
t
dvckh
t
ckhdis
t
dsckh
t
dhckh
t
ckldis
t
cshdv
t
dhcsl
t
csl
EECLK Cycle time 11101130ns
EECLK High time550570ns
EECLK Low time550570ns
EECS high before rising edge of EECLK1070ns
EECLK falling edge to EECS low30ns
EEDO valid before rising edge of EECLK550ns
EEDO disable after rising edge EECLK550ns
EEDI setup to rising edge of EECLK90ns
EEDI hold after rising edge of EECLK0ns
EECLK low to data disable (OUTPUT)580ns
EEDIO valid after EECS high (VERIFY)600ns
EEDIO hold after EECS low (VERIFY)0ns
EECS low1070ns
SMSC LAN951243Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
4.6 Clock Circuit
LAN9512 can accept either a 25MHz crystal (preferred) or a 25MHz single-ended clock oscillator (+/50ppm) input. If the single-ended clock oscillator method is implemented, XO should be left
unconnected and XI should be driven with a nominal 0-3.3V clock signal. The input clock duty cycle
is 40% minimum, 50% typical and 60% maximum.
It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal
input/output signals (XI/XO). See Table 4.6 for the recommended crystal specifications.
Table 4.6 LAN9512 Crystal Specifications
PARAMETERSYMBOLMINNOMMAXUNITSNOTES
Crystal CutAT, typ
Crystal Oscillation ModeFundamental Mode
Crystal Calibration ModeParallel Resonant Mode
Datasheet
FrequencyF
o
Frequency Tolerance @ 25
CF
Frequency Stability Over TempF
Frequency Deviation Over TimeF
fund
tol
temp
age
-25.000-MHz
--+/-50PPMNote 4.12
--+/-50PPMNote 4.12
-+/-3 to 5-PPMNote 4.13
Total Allowable PPM Budget--+/-50PPMNote 4.14
Shunt CapacitanceC
Load CapacitanceC
Drive LevelP
Equivalent Series ResistanceR
O
L
W
1
Operating Temperature Range0-+70
-7 typ-pF
-20 typ-pF
300--uW
--50Ohm
o
C
LAN9512 XI Pin Capacitance-3 typ-pFNote 4.15
LAN9512 XO Pin Capacitance-3 typ-pFNote 4.15
Note 4.12 The maximum allowable values for Frequency Tolerance and Frequency Stability are
application dependant. Since any particular application must meet the IEEE +/-50 PPM
Total PPM Budget, the combination of these two values must be approximately +/-45 PPM
(allowing for aging).
Note 4.13 Frequency Deviation Over Time is also referred to as Aging.
Note 4.14 The total deviation for the Transmitter Clock Frequency is specified by IEEE 802.3u as
+/- 50 PPM.
Note 4.15 This number includes the pad, the bond wire and the lead frame. PCB capacitance is not
included in this value. The XO/XI pin and PCB capacitance values are required to
accurately calculate the value of the two external load capacitors. These two external load
capacitors determine the accuracy of the 25.000 MHz frequency.
Revision 1.0 (04-20-09)44SMSC LAN9512
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Chapter 5 Package Outline
5.164-QFN Package
Figure 5.1 LAN9512 64-QFN Package Definition
Table 5.1 LAN9512 64-QFN Dimensions
MINNOMINALMAXREMARKS
A0.800.851.00Overall Package Height
A10.000.020.05Standoff
A2-0.650.80Mold Cap Thickness
D/E8.909.009.10X/Y Body Size
D1/E18.658.758.85X/Y Mold Cap Size
D2/E27.207.307.40X/Y Exposed Pad Size
L0.300.400.50Terminal Length
b0.180.250.30Terminal Width
e0.50 BSCTerminal Pitch
K0.35--Pin to Center Pad Clearance
SMSC LAN951245Revision 1.0 (04-20-09)
DATASHEET
USB Hub with Integrated 10/100 Ethernet Controller
Datasheet
Notes:
1. All dimensions are in millimeters unless otherwise noted.
2. Dimension “b” applies to plated terminals and is measured between 0.15 and 0.30 mm from the terminal tip.
3. Details of terminal #1 identifier are optional, but must be located within the area indicated. The terminal #1
identifier may be either a mold or marked feature.
Figure 5.2 LAN9512 Recommended PCB Land Pattern
Revision 1.0 (04-20-09)46SMSC LAN9512
DATASHEET
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.