Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information
sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed
for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office
to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor
devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms
and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement").
The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets
are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure
could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing
and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained
by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation (“SMSC”). Product names and company
names are the trademarks of their respective holders.
SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES
ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT,
SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE
FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR
OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
SMSC LAN9303USER MANUALRevision 1.0 (05-28-09)
Page 2
1 Introduction
EVB9303
Ethernet
10/100
Ethernet
Magnetics &
RJ45
Jumper
SMSC
LAN9303
Ethernet
10/100
Ethernet
Magnetics &
RJ45
8K x 8
I
2
C
EEPROM
Port0
I2C Host
Adapter I/F
Port2
Port1
Mode Switch
40-Pin MII
Connector
(Male)
40-Pin MII
Connector
(Female)
To
external
MAC
To
external
PHY
The LAN9303 is a full featured, three-port 10/100 managed Ethernet switch designed for embedded
applications where performance, flexibility, ease of integration and system cost control are required.
The LAN9303 combines all the functions of a 10/100 Ethernet switch system, including the Switch
Fabric, packet buffers, Buffer Manger, MACs, PHY transceivers, and serial management. The
LAN9303 complies with the IEEE 802.3 (full/half-duplex 10BASE-T and 100BASE-TX) Ethernet
protocol specification and 802.1D/802.1Q management protocol specifications, enabling compatibility
with industry standard Ethernet and Fast Ethernet applications.
The EVB9303 is an Evaluation Board (EVB) that utilizes the LAN9303 to provide a fully functional
three-port single MII/RMII/Turbo MII Ethernet switch. The EVB9303 provides two fully integrated
MAC/PHY Ethernet ports (Ports 1 & 2) via on-board RJ45 connectors. Port 0 provides two MII port
connectors which support the following:
An external MII-/RMII-/Turbo MII-capable MAC (with LAN9303 in PHY mode), via the onboard 40-
pin male MII connector
An external MII-/Turbo MII-capable PHY (with LAN9303 in MAC mode), via the onboard 40-pin
female MII connector
The Port 0 mode of operation is configured via a single, 8-position, mode-configuration strap switch.
Power is supplied to the board via a +5V external wall-mount power supply. The external supply is not
necessary when Port 0 is configured for (and used in) PHY mode. In such cases, the +5V power rail
is typically supplied through the MII connector from the MAC side.
LAN9303 Evaluation Board User Manual
The EVB9303 includes a 8Kx8 I2C EEPROM that may be used to automatically load configuration
settings from the EEPROM into the device at reset, allowing the device to operate unmanaged. An I2C
host adapter interface header (10-pin, 2x5) is provided to simplify I2C based configuration. A simplified
block diagram of the EVB9303 can be seen in Figure 1.1.
Figure 1.1 EVB9303 Block Diagram
Revision 1.0 (05-28-09)
USER MANUALSMSC LAN9303
2
Page 3
LAN9303 Evaluation Board User Manual
Eth. Port 1
(with integrated
magnetics & LEDs)
SMSC
LAN9303
Eth. Port 2
(with integrated
magnetics & LEDs)
JP6-JP18
Reset Switch
Port 0
MII Connector
(Male)
I2C Host
Adapter I/F
Port 0
MII Connector
(Female)
Mode
Switches
+5V Power
Input
Power SwitchJP2JP1JP3
JP4-JP5
Fuse
1.1 References
Concepts and material available in the following documents may be helpful when using the EVB9303.
The following sections describe the various board features, including jumpers, LEDs, test points,
system connections, and switches. A top view of the EVB9303 is shown in Figure 2.1.
Note: The LAN9303 device is RoHS compliant. However, support components on the EVB9303
board are not necessarily RoHS compliant.
SMSC LAN9303
Figure 2.1 EVB9303 Top View
USER MANUALRevision 1.0 (05-28-09)
3
Page 4
2.1 Jumpers
The following tables describe the default settings and jumper descriptions for the EVB9303. These
defaults are the recommended configurations for evaluation of the LAN9303. These settings may be
changed as needed, however, any deviation from the default settings should be approached with care
and knowledge of the schematics and datasheet. An incorrect jumper setting may disable the board.
Note: A dashed line in the Settings column indicates the board’s default jumper setting.
2.1.1JP1 - JP6
Table 2.1 Jumpers JP1 - JP6
JUMPERDESCRIPTIONSETTINGS
LAN9303 Evaluation Board User Manual
JP1
Connect +5V DC power
supply
JP2Power switch enable jumper
JP3Connect +3.3V jumper1---2
JP4MDIO pull-up/down jumper
JP5MDC pull-down jumper1---2
2
JP6I
C connect jumper
2.1.2JP7 - JP18
1---2
plane
OUT: Disconnect +5V brick power
1---2Enable power switch
IN: Connect +5V brick output to power
2 3
Disable power switch, force power ON
always
IN: Connect +3.3V regulator output to
+3.3V power plane
OUT: Disconnect +3.3V regulator
1---2Connect MDIO to 1.5K pull-up to +3.3V
2 3Connect MDIO to 2.5K pull-down to GND
IN: Connect MDC to 10K pull-down
OUT: Disconnect MDC from 10K pull-
down
1 2Pins 1 and 2 are +3.3V
3---4Connect I
5---6Connect I
2
C EEPROM to SDA
2
C EEPROM to SCL
7---8Pins 7 and 8 are GND
Jumpers JP7 through JP18 set various functions of the LAN9303. They can also be used as GPIOs,
LED drivers, or interrupts. When used as LED drivers, as they are on the EVB9303, they are
connected a specific way to set the strap value to a “1”, and another way to set the strap value to a
“0”. Figure 2.2 illustrates the schematic connections with the LED1 circuit as a pull-up, and the LED2
circuit as a pull-down. To illuminate LED1, the LAN9303 will drive the cathode of the LED1 low. To
illuminated LED2, the LAN9303 will drive the anode of the LED2 high.
The JP7 - JP18 jumpers must be configured in pairs to identical settings in order to realize the LED1
circuit or the LED2 circuit. The pairings are as follows:
JP7 & JP13
JP8 & JP14
JP9 & JP15
JP10 & JP16
Revision 1.0 (05-28-09)
USER MANUALSMSC LAN9303
4
Page 5
LAN9303 Evaluation Board User Manual
+3.3V
Strap Pullup
R2
10.0K
1/16W
1%
R1
332
1/10W
1%
LED1
R3
10.0K
1/16W
1%
LED2
R4
332
1/16W
1%
Strap Pulldown
JP11 & JP17
JP12 & JP18
The following subsections detail the jumper pair settings, their associated strap settings, and the
functional effects of setting the straps. All strap values are read during power-up and on the rising edge
of the nRST signal. Once the strap value is set, the LAN9303 will drive the LEDs high or low for
illumination according the strap value. For other designs which may use these pins as GPIOs or
interrupts, refer to the LAN9303 datasheet for additional information. In those cases, internal default
straps must be changed by an I
2
C or SMI master or through EEPROM fields.
Figure 2.2 LED Strap Circuit
2.1.2.1Auto-MDIX / EEPROM Jumpers
Table 2.2 Jumpers - Auto-MDIX / EEPROM
JUMPER PAIRDESCRIPTIONSETTINGS
JP7, JP13
JP8, JP14
JP9, JP15
SMSC LAN9303
Port 1 Auto-MDIX
enable/disable (Note 2.1)
Port 2 Auto-MDIX
enable/disable (Note 2.1)
EEPROM size jumper
(Note 2.1, Note 2.2)
Note 2.1Paired jumpers MUST be set identically.
Note 2.2The EVB9303 uses an 8Kx8 EEPROM. Therefore, this jumper MUST
USER MANUALRevision 1.0 (05-28-09)
1---2Enable Auto-MDIX on Port 1
2 3Disable Auto-MDIX on Port 1
1---2Enable Auto-MDIX on Port 2
2 3Disable Auto-MDIX on Port 2
1---2Enable 4Kx8 and larger I
2 3Enable 2Kx8 and smaller I
5
2
C EEPROMs
2
C EEPROMs
be set to 1-2.
Page 6
LAN9303 Evaluation Board User Manual
2.1.2.2Serial Management Jumpers
Table 2.3 Jumpers - Serial Management
JUMPER PAIRDESCRIPTIONSETTINGS
JP10, JP16
JP11, JP17
Note 2.3Paired jumpers MUST be set identically.
Note 2.4The MNGT[1:0] settings are defined in Ta b le 2 .4 :
MNGT1MNGT0SERIAL MANAGEMENT SETTING
00RESERVED
01SMI
10I
11RESERVED
Serial management MNGT0
jumper (Note 2.3, Note 2.4)
Serial management MNGT1
jumper (Note 2.3, Note 2.4)
Table 2.4 MNGT[1:0] Settings
2.1.2.3PHY Port Address Jumpers
2
C (Default)
1 2Set MNGT0 to “1”
2---3Set MNGT0 to “0”
1---2Set MNGT1 to “1”
2 3Set MNGT1 to “0”
Table 2.5 Jumpers - PHY Port Address
JUMPER PAIRDESCRIPTIONSETTINGS
JP12, JP18
Note 2.5Paired jumpers MUST be set identically.
Note 2.6The PHY_ADDR settings are defined in Ta b le 2. 6 :