MZ-5500/5600
TECllNICAL REFERENCE
Vol.2
(HARDWARE)
SlIARP CORPORATION
TABLE
OF
CONTENTS
1.
1
1
1
1
1
1
1
-1.
-2.
-3.
-4.
-5.
-6.
-7.
Introduction
MZ-5500
MZ-5600
MZ-5500
MZ-5600
Optional
Optional
Optional
-------series
series
hardware
hardware
specification
specification
devices
devices
devices
specificationß
specifications
specificatio~s
S~ction
-
One
---------------------description
description
-----~----~----------------
--------
System 'Specifications
----
-----
-----
------------r---------------------
------
---------------
(for
MZ -5500/5600)
(for
MZ-5500)
(for
MZ-5600)
-------------
-----
---
---
-------------------------
--
-------~--
--------
--------------
--------
--------
---
----------------------
----------------------
--------
-
-
------
-------
---
-------
---------
--
--
----
------
-------
-
2
3
~
b
g
/0
10
,
Section
Two
Hardware
Specifications
I.
2.
2 - 1 •
?
-2
L
~
- 1 •
~
- 2 .
3- J .
I, •
') .
r
,.,
)-
L.
)-
3.
) -
4.
r) _ ')
()
.
()
- 1 •
()
- 2 .
ho, 3.
7 .
7 - I •
7 - 2 •
R.
<).
9-
I .
9
-2
9-.3 .
10.
1 () - I •
10
-2
lO-
J.
10
- 4 .
I
()
- 5 .
1
I.
1 1-
I.
I 1- 2 .
I 1-°3 .
1 1- 4 .
12 .
12-1 .
13.
11-
1 .
13-2.
14.
15.
15-
I.
1')-2.
1
6.
1,
7.
C
PU
pe
ripheral
M('mory
~lZ-5500/5600
.
1/0
IllterrtJpt
Inlrrrupt
lI~nclling
SysLem
Software
Expansion
- ----------------------------------------------------------------------
map
---
-----
circuit
circuit
of
user
interrupt
timer
slot
MZ-5500/5600 e xpansion
.
Expnnsion
1/
1/0
•
1/
UMA
m1t\ C on t
Op
lis
Milli -
(
~e
~l
11
;n
Print
Circ
.
lI<1ndling
M<1king a
RS
Sp
.
Input/output
0
address
slot
0
port
--0------
r r;l t i olla 1 t
t"
of
floppy
n e
ral
l-56
00
cl
dis
e r
lIit
2J2C
ec
ification
signal
setup
timings
interfacing
------------------------------------------------------------------43
ro
L w i t h HZ-
mlt\
channeL
disk
descr
~lFD
(640Kß)
kin
t e r
interface
description
printer
hard
interface
Proc e S s ou t 1i
Wiring example
RS2J2C
Kp
ybo
K
ey
K
ey
Kpy
Eig
MOli
se
()pprating
R-rc
Operational
Acce
PCG
Vid
e o
Fe
<1 t ure
IIS
p.
Pov.1P r SlIpp I y un i t
sample
ard
and keyboard
hoard
board
searcll
llt
-bit
(~lZ-
(Real
ssing
(p
rogr
display
s 0 f t h e v i
of
video
specifications
interface
timing
keyboard
I X 10)
principle
Time
description
the
ammab
80H7 COf)[oceSSor
------
memory
-----------
----
heo
iption
fa
copy
----------------------------------------------~------
si~nals
ne
------
program
----------------------------------------------------
Clock)
RTC
le
circuit
display
--
--------
and
memory map
--
-----------------------------------------------------------
---
---------------
------------------------------------------------------
interrupt
(IR-2S)
------
-------------------~---------------------------------31
slot
description
-----
-------
------------------
-
examples
5500/
r y
- -
--------------~------
J
------
interface
(MZ-5500)
interface
c e
gen
e r a L
---------------------------------~----
-----------------------~-------------------------------
control
of
tlle
---
-----
-------
and
-------------
-----
----
interface
-----------------------------------------------------~0
--
--~
-------------------------------------------------
-------
processo
--
-----
-------------------------
-~-------
internal
Sound
Gene
--------------------------------------------------------~6
deo
dis
circuit
----
--
----------------------
option --------
--
--------
-----
----
-
---
---------------
specification
-
---------------------------------------------------34
(HZ-IUOS)
(common
--
---------
--
-------------------
--
--------
--
--
----------------------------
-
------------
-
------
--------------------------------------30
---------------------------------------37
for
the
HZ-SSOO
---
----------------~-
and
HZ-S600)
--
---------------------------------------------(user's
S600
-----------------------------------------------4-3
------
----
---
--------
----
general
des
c r i p t
code
(function
video
control
-----
-------
---
r
----------------
RAH
ra
p1a y
screen
-------------------------------------~-
signals
--
----------------------------------------------
-----
----
------------~--.:....-----------------
--------------~-
pP080C49
---
-----
tor)
ci rcu i t
(software
-----
job)
--------
---
-----
-----
description
ion
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 55
--
---------
--
------------------
------
-----
code)
--
--~----
-------------
-------
-----
-----
-----
----------
-----
- -
-----------------------------50
------
(HZ-S600)
-----
~
---------------------~-g
---------------5o
----
----
----
------
-----
------------------------------------62
--
---------------------------------------66
-----
--------------------
---------
---
-------
---------------------
--------
-----
--~-------------------------------
-----
--
---------
-------control)
-
-----
----------------------
-----------------------------~4
--
-----------------------------~~
---------
---
------
--
------
------------
----------------
---
------------------~1
---
--------
--
--------
----
------
--------
-.:---
-----
--
-----
-----
--------------
---------/2
~
,q
2\
-.:....
--
------'21.:>
-----;2b
-----
------27
---
--------38
-----
---
-------
---------
------
-
--
---
--------
------
--3q
------1-0
----------4~
-----
-
-----
-
------------ryo
------
--
---------
-----
----------
------
-----er
------
------52.
-----
-------bl
---------6\
-
-
----60
---60
4(,
-~
64-
------6
----~o
-
-----q2
-
----q2
----
rr:\-
------
-----
----
-----
--
82
---').}
--
&b
W
10(,
toS
3
~
~
1.
Introduction
The MZ-ssOO
the
It
has
the
introduced
It
has
and
The
192KB,
Up
to
internally
5.25"
Not
MZ-5500
and
1)
8MHz/5MHz
2)
Implementation
3)
Use
Intel's
been
bit
map
the
:i.
t
can
96KB
permitting
two
disk
only
series,
higher
of
series
8086
is
designed \·.dth
display
to
the
system
also
be
video
units
RAM
of
installed,
media.
the
MZ~s600
but,
processing
selective
the
10.7MB
is
the
used
system,
MZ-5500
RAM
area
expanded
area
clear
color
320KB
and
The
OS
series
it
also
speed.
for
of
the
(formatted),
System
first
for
the
intense
and
series.
of
128KB (MZ-5511)
to sl,
1s
provided
graphie
(formatted)
the
OS
supports
succeeds
permits
operation
640KB
SECTION
ONE
Specifications
16-bit
MZ
series
CPU.
care
the
2KB
for
man-machine
multiwindow
at a max
standard
imum.
and
displaying.
mini-floppy
(Operating
CP/M-86
all
the
of
(form~tted),
5.25"
System)
and
functions
following
the
8086-11
5.25
hard
disk
persona)
display
ur
256KB
it
disk
MS-DOS
11
floppy
(MZ-s64s).
interface:
function
(HZ-5521)
also
drives
is
contained
as
and
features
external
epu.
computer
can
be
can
option.
me~ory
disk
drive.
in
which
th
e
mOllSt~ ,
are
as
standard
expanded
be
in
the
from
the
expansion
to
Not
only
enhances
added
the
expansion
(applicable' for
The MZ-S600
series.
Since
the
processing
time
processing
Such
as
CP/M-86,
option.
Because
been
the
developed
eonsideration
See
Table-l
MZ-s600
series~
MZ-s645
enables
8086-11
speed
,
MZ-S600
on
has
for
has
to
21.4MB when
the
absorption
is
adopted.
and
graphie
of
the
software
MS-DOS,
series
the
basis
been
given
individual
one
unit
of
the
200V
version
of
the
improvement
speed,
developed
MZ-3500series
is a up-graded
of
MZ-SsOO
for
compatibility
model
configurations
the
internal
MZ-IF18
only).
software
and
consideration
BASIC,
peripherals
has
on
the
model
llard
external
cre~ted
been
achieved
MZ-5500
and
GW-BASTC
for . the
and
in
basic
of
the
disk
drive,
hard
disk
on
the
MZ-S500
for
is
given
in
the
are
MZ-SSOO
software,
terms.
~IZ-5s00
it
drive
higher
for
the
SMHz
mode.
availabie
and
lias
series
also
is
real
as
and
' 1
1-1
MZ-5500
SERIES HARDWARE DESCRIPTION
System
lhe
following figure shows
tion
for the
pheral device-s
Color
CRT
configuration
MZ ·5500
which
(EX)
MZ1D14
display
the
Series syst'em.
are
to
be
marketed
Mono
chrome
CRT
complete
including
·
system
in
the
Oevice
RS-232C
interface
configura-
some
near
with
"
4
____
"
, /
interface
cable
MZ1CJ4
peri-
future_
//
/
Expansion
,/
Unlt
C"ble
MZ1C33
I
(256KB
MZ1R11
&
MZ1P02
L7
......
"
Expansion
----.:.(8087
Arlthmetic
processor
M21M03
RAM
or
more)
.
logicaIOD
PWB
MZ1F02
MZ1K07-10
Specifications
System
1) High
microprocessor
2) Large addr essable
255KB
3)
High ·
video
4) One or
provided
5)
Powerful
Integrateq
5)
7)
ep/M86
highlights
data
processing
plus an
resolution
screen
memory
two
mini ·
as a standard
standard
sound
as
the
.
additional
color
standard
Keyboar d
capability
memory
graphie
and
floppy
feature.
1/0
system
generator
operating
achieved
space
256KB
.
display
bit -
map
display .
disk drives,
interface
.
system
of
wilh a 16-bit
512
K B:
with
large-
each
of
.
.
f
Mouse
MZ I X
Standard
capacity
320K
10
Bare
\
\
VRAM
MZ1R09
Fig. 1
\
PWB
(96KB)
..
Model
description
MFO
MFO
Oescription
plus
256KB
's
plus
256KB
of
RAM
of
RAM
.
.
Model
MZ-5511
MZ -
5521
Conlains
Contains
one
two
2.
1- 2
MZ-5600
SERIES
HARDWARE
DESCRIPTION
System
The following figury shows
tion
for
configuration
the
complete
the
MZ -5600 Series system, including some peri-
pheral devices which are to be marke
Mono-
chrome
eRT
MZ 1
014/1018
system configura-
ted
in
the
RS-232C
interface
cable
MZ1C34
near
/
L
____
/
/
/
/
future.
7
/
/
~
//
//
Printer
MZ1C32
\
\
\
\
,
cable
MZ1P02
Expansion
----1
Hard
Disk
I/F
CZ56450i/
~
,/'
processor
MZ1M09
.21
8087
Expansion
(256KB)
MZ 1 R
Unit
Cabla
MZ1
11
/MZ
C't~
RAM
PWB
1 R
22
7
MZ1F16
MFD
DIG
5"
ß;/.Z
MZ 1KOg
MZ 1
MZ 1 K
KlO
11
(Germany)
(Frenchl
(English)
Mouse
MZ
lX
I
10
Specifications
System
1) High
microprocessor .
2) Large addressable
256KB
3) High-resolution color graphie display with large-capacity
video screen
4) One or
provided as a
10.7MB
5) Powerful
6j
Integraled
ep/M86
7)
highlights
data
processing capability achieved
memory
plus an additional
memory
two
mini·floppy disk drives, each
standard
Hard disk
standard
as
sound
the
is
standard.
1/0
generator .
standard
2~6KB
and
bit·map
feature.
system
operating
space
of
.
display.
And
interface .
system .
5·
12
the
with a 16
Kß:
Standard
of
640KB
MZ5645
-bit
are
is
~
VRAM
MZ1R09
Fig.2
.
L;?
PWB
{96KB)
Model
Model
MZ ·
MZ MZ -
Specification
No.
..
Tracks/side
By
les/sec
Sef'ors/lrack
T
dlal
Bytes/block
description
5631
5641
5645
Ilem
of
side/drive
lor
Bytes/Drive
Conlains
Contains
Comains
of
I
one
IwO
one
Disk
MFD
MFD's
MF 0
5513216
4096
Description
plus
256KB
plus
and
one
HO
1
673
512
16
256K
HO
01
Bol
plus
RAM
RAM
256K
MFD
327680
.
2
40
256
16
2048
.
BRAM
._
-
---
~
--
-
-"
-
~
1-3
HZ-5500
specification
I'em
--_
CPU
. .
_._
----
MEMOR
DISPLAY
..
Y
ROM
RAM
I/ F
Display
scheme
Screen
con"guratlo~
by
system
soft
(CPM
111)
ware
Std./Opl.
Sto
.
.
.
.
.
.
8086
8087
80C49
IPL
SYSTEM
VRAM
SYSTEM
VRAM
Opt
Std
Std
Std
Std
Opt
Opl.
Monochrome
Color
Std. Resolution
Pages
Arithmetic
For
keyboard
16KB
256KB
96KB
256KB
96KB
Composite
A.G
.B.V.H
Bit
map
Resolution
640 x 400
B/W
640 x 200
320 x 200
640 x 400
C
640 x 200
320 x 200
and
signal
SYNC
display
logic
contro!.
processor.
Number
Installed
Available
of
pages
3
6
B
6
B
B
Descriptioll
in
the
Expansion
by a RAM
PWB.
Unit
.
Opt
.
! .
Color
Gr
anat
Ion B
SCI
een/char
acter
Display
confIguration
Character
-
~
Screen
control
Super
Multi·window
Serail
Reduct
expansion
Palette
Background
Color
Reverse
Boundary
capacity
~
fell
imposed
ion/
feature
priority
video
color
color
640 x 400
BIW
640 x 200
320 x 200
640 x 400
C
640 x 200
8
colors
dot'
gradat
dedicated
40
or
80
The
number
progr
ammable
8 x
B.
8 x
3
pages
4
windows
Character
Smooth
Software
B
colors
Can
be
Planes
Reversible
320 x 200
lean
be
ions
available
monitor.
characters
of
.
16
seroll
scroll
control
availahle
specilied
with
order
for
each
specified
on
rOw5
per
lor
each
of
priority
window
with
each
sereen· is
4
4
4
2
4
B
for
each
the
row
window
.
.
.
.
When
optional
InstaHed
Available
monitor
400
matrix
Controlled
Horizontal
Verlical
colors
8
Availahle
other
than
model.
VRAM
.
on a monochrome
(J
013'
wilh a 640
.
by
software
or-vertical
direction
on
the
only
all
color
640 x 400
direction
is
x
.
.
.
models
dot
I
I
Integrated
1/0
Item
interläce
Sound
Centronics
C.
lock
MFO
I/F
AS·232C
Key
ItF
Casselte
I/F
I/F
Std./Opl.
Std
Std.
Std
Std
Std
.
Std
Std
Std
. .
.
.
.
.
.
.
Real·time
Chennel
A
Channel
B
clock
Three
codes
in
speaker.
One
channel
Backed
Capable
Start
-$Iop
Stan·uop
I
~
available
up
by
battery
01
controlling
asynchronous!sync
asynchronous
througha
.
up
tO 4 drives
.
.
built
·
For
Built
Two
.
external
Programmable
and
Not
printer
·in
13
built'ln
9600
u~d
Descriptlon
attachment
byte
dr Ives
drives
.
between
bauds
RAM
.
plus
.
twO
110
OP
1/0
Additional
device
CRT
Printer
I/F
256KB
HO
I/F
Expansion
SFP
I/F
Mouse
MFO
MFO
unit
Hard
disk
sFD
unil
12"
monochrome
12"
color
15"
color
BO
columns
BO
columns
AAM
PWB
PWB
unit
display
display
PWB
Unit
. -' - .
in
color
Opl.
Op\.
Opt
Opt.
Opl.
Opt.
Opt
Opt.
Opt.
Opt.
Opt.
Opa.
Opt.
Op\.
.
.
-
Single
drive
incremenl.
Contains
drives.
Contains
drives
.
,wo
two
Expansion
Hard
dlsk
SFD
I/F
Attached
Additional
the
Synem
E)(
,er
nal
1a.'1M
Bytes
External
640 x 400
640 x 400
640 x 400
RAM
dr
ive
PWB .
to
drive
Unit
dr
ives
drives
dot
dot
dot
PWB.
I/F
·.PWB.
keyboard
to
.
matrix
matrix
matrix
.
be
installed
MZ-1Ett
Avallable
in
Available
For
ÄVililable
Available
Available
MZ·'
with
wilh
MZ5511
with
with
wlth
013
the
the
only
the
the
Ihe
MZ-IX
MZ ·
IF
MZ ·1f02
MZ · IF10
MZ
· !
Fa5
10
oq
.
MZ -l0'4
MX-l0IB
MZ 1
MZ ·
IP02
MZ · IP04
P07
----
.
e;-
1-4
HZ-5600
specificatiqn
Itern
CPU
MEMORY
DISPLAY
ROM
RAM
1/ F
Display
Scre!,n
by
system
(CPM
scheme
conllguratlon
soft
1111
ware
Std./Opt
Std.
Opt.
Std.
Std.
Std.
Std
Opt.
Opt.
Sld
.
.
.
t
8086·2
8087·2
eOC49
IPl
SYSTEM
VRAM
SYSTEM
VRAM
Monochrome
Color
Resolution
"
Pages
(8
MHz)
(8MHz)
Maln
Numarlc
For
keyboard
l8KB
(8KB x 2)
256KB
96KB
256KB
96KB
Composite
R.G.B.V.H
Bit
map
Resolution
640)(
B/W
640)(
320)(
640)(
C
640)(
320)(
deta
signal
SYNC
display
400
200
200
400
200
200
procauor.
contra!.
.
Number
Description
Insta"ed
Available
of
pages
3
6
8
6
8
8
in
the
Expansion
by a RAM
PWB.
Unit
.
Opt
...
.
COlor
Gradation
I
Scr
!'en.char
conl'gurat.on
I--
Sereen
ac ter
conlrol
Display
cClpacity
Character
Super
~
Mull iScroli
I
Reduclion/
expansion
Palette
Background
Color
Reverse
80undary
eell 8 x
imposed
window
fealure
priorily
video
color
color
B/W
640 x 400
640)(
320)(
640)(
C
640)(
320)(
8
calors
lean
dotl
8
gradations
dedlcated
40
or
80
charaete,s
The
number
programmable.
8,
8)(
3
pages
4
windows
Character
Smooth
Software
8
calors
Can
be
speeified '.or
Planes
with
Reversible
sero"
available
.
200
200
400
200
200
be
available
monilor
of
16
sero"
control
order
for
each
speeified
.
on
rows
per
e<:leh
of
priorilY
window
wilh
each
4
4
4
2
4
8
for
the
row
screen
window
.
.
each
is
.
.
optional
Whim
insla"ed
AvailClble
monilor
400
matrix
Controlled
Horizontal
Vertical
colors
8
Available
other
than
model
.
:
on
CI
(101:1)
.
by
or
verlieal
direetion
on
all
Ihe
VRAM
is
monochrome
wlth a 640
software
color
640
only
)(
.
direction
.
models
400
x
.
dot
Item
Integrated
1/0
interface
I
I
Sound
Centronic$
Clock
MFO
I/F
AS-232C
Key
I/F
I/F
Std.lOpt
Std
Std.
Std
Std.
Std
Std
Std.
.
..
.
.
.
Aeal-lime
A
B
Channal
Channel
t
clock
Three
codes
in
speaker
One
channel
Backed
up
Capable
01
Start-st0f:>
Start-uop
available
.
by
controlling
asynchronous'sync.
asynchronous.
batlery
through a built-
.
up
to
.'
4 drives.
Oescrlp
For
printer
Built-in
13
byte
Two
built-in
external
Programmable
Ind
9600
drives.
bauds
t,on
attachment
AAM .
drives
plus
betwaen
.
,
..
.
two
110
OP 1/0
I/F
Additional
device
CRT
Printer
256K8
HO
I/F
Expansion
SFO
I/F
Mouse
MFO
MFO
unh
Hard
disk
5
FO
unit
12"
monochrome
12"
color
15"
color
BO
columns
AAM
PWB
PWB
unit
display
display
-
PWB
Unit
Opt_
OPl_
Opt.
Opt.
Opt.
Opt
Opt
Opt
Opt.
Opt.
Opt.
Opt
Opt.
.
.
.
.
Single
drive
increment.
Contains
drives.
Contains
drives
.
two
two
Expansion
Hard
disk
5FJ)
I/F PWB .
Attached
Additional
the
System
External
10.'1H
Bytes
External
640 x 409
640
)(
400
640 x 400
AAM
dri
....
to
kayboard_
drive
Unit.
drives
drives
dot
dot
dot
f
i
PWB.
I/F
to
matrix
matrix
matrix
PWB.
be
inualled
For
MZ6645 " nandard
MZ
Available
in
Available
Avalillble
MZ1F
MZ1F18
MZJFJ4
Available
MZ -l0l3
MZ MX·lOtS
MZ·1P02
-
MZ6631,
·1EII
with
with
For
MI5631
with
10
External
for
MZ563VSb41
External
for
MZ5b4$
(
200"
Intarnal
with
1014
MZ6&41
the MZ -1)(
the
MZ -l F
only
the
MZ
only
~I'$
r..am
the
MZ -l
-l F 16
()(1
I,
FO!)
10
15
)
7
\
I .
-5
$peciflcations
Green
Type
monitor
Optional
MZ·l D 13
High
resolution
for
the
CRT
'
Display
capacilY
InpUI signal
Supply
Power
consumption
Outer
dimensions
Welght 6 .
Expansion Unit MZ·1 U07!1
MZ-5f"700/
vol tage
devices
t
'"
monochrome
5bO<.:
Scti~J
12
inches. 90
640
dots
raslers
Composite
Rated
·29
313(W) x 289(H) x 327ID)mm
horizonl911y
vertically
signal
voltage
WatlS
2kg
specifications
video
monitor
.
deg.
deflection
by
01
1
400
Vp·p
j
UOS
Color
monitor
Type
Specificatlons
(for
MZ-l
High
CRT
Display
cepacity
Video
signal
Sync.
Supply
Power
consumptlon
Outer
dimensio~s
Weight
MZ-S500/5600)
014
resolutlon·color
t11.
··5500/MZ-5600
Input
Input
vol tage
video
Serles
12
Inches,
640
dotl
wlth
TTL
ted
Watts
horllontally
vertically
level
vol
)(
rasters
Independent
level
Independent
of
polarity
Ra
-63
326(W)
11kg
monitor
90
deg. deflection
RGB
positive
tage
Input
polarlty
H.V. sync. inputs
wlth
negative
288(H)
)(
for
the
by
400
of
TTL
375(D)mm
Descrlpt,on
Expansion
Descriplion
Expansion VRAM
Descr ipt ion
Printer
Used
to
interface
peripherel
VIIiI"
Ihe
Seriei
System
MZ'
U07
RAM
Designed
to
~d
(MZ1R221s
Provides
to
increase
,
eXlended
install
PWBs
devices
interfece
is
5
slots.)
PWB
to
256KB
PWB
an
graphie
Unlt.
Ihe
optional
MZ-1
be
used
~ditional
expansion
required
to
which
cannot
contained
(MZ 1
R22/1 R
installed
01
~dilional
only
MZ
·1 R09
total
VRAM
capabilities
control
U05
in
SEEG)
VRAM
PWBs
or
optional
be
controlled
in
the
MZ· 5~00/.56c<'
h "
slots
and
11
Ihr
expansion
F1AM
space
8rl!8
.
space
to
.
01
96KB
192K8
Unit
for
..
House
HZ
- lxIO
O(!lIcript
..
nc~crlptlon
c:rlo
ion
H1.-IE21
A
kind
or
the
Cllrllor
ies
intrrrAce
oul
roint
drAk
on
kcybunrd.
l/o
"nd
on
the
connrctinR
connrctnr
lI(>r
The
cnrry
rnullrl
~eric8
HZ-IU05l11l01
inr,
with
CH'
lltr
the
cnhlr
thr
bonrd
informnl
modI'
prrirhrrnls.
rtc.p;msiflll
cl"vin·.
YOllr
hnnll,
lli!lrl:'l.Y.
clirf~ c.I
rr,H
or
for
,Irtn
which
ion
C'xcllnnp'C'
Iwlwc'rn
Ihr
i III t
is
111,'
",,,C'tlN
unit
ny
III/1Villlt
YOII
( ' :'111 movc'
"sf'll
hv
Iy
tu
tlH
'
H7. -5'OO/')(,OO
Hf'f
' 94.
,I,' ,
:ir,'H'cl
in
111"
tt/.-'i',III1/'i(,OO
th"
to
IIsr.
il
tn
....
MZ
Model
__
.-
- 1
P02
Pr,nt
001
impact
pr,nle
system
matrix
r
Max
print
120cps
.
speed
\
Character
.
_--
-
Alphanumeric,
syrnbo1ic.
characters
type
l ·
and
Character
Basic :
9
columns
Character:
9
columns
G
x 9
x 7
cell
rows
rows
Max
.
·
columns/row
Standard
characlers
80
paper
10
•
Friction
•
lraclor
Max
width/leed
inchesl
leed
leed
.
method
(optional)
Copy
capaclly
3
copies
condilional
.
Color
Display
Product
outline
Specific8tl
~
Accessories In,erfacing cable.
MZ1D18
640 x 400
5eml·black
MZ
·5!)00/!;(;(XL .
Tube used
on
Input
signal
(Horizontal
s
ynchronization
signal)
(Vertical
synchronizatlon
signal)
(Deflectlon
freqLiency)
DIJplay
time
Resolution
colon
Display
Display capacIty
Dot
pitch
Power supply
Physical
dimensions
Weight 15.0
Power
consumption
Input
connector
knob
Adjust '
System
configuratlon
Appearance
color
dots
. 15 Inch flat square. non.glare
type
colqr
display for use
900 deflection
15 Inch.
type
B.
three
po
sitive
negative
Hz.
vertlcal
horizontal
(non
independent
polarity
polad.y
horizontal.
square
A. G.
pOlarity
TTL
}
TTL
24B6KHz.
65.48
29.
80pS.
ma, verticel
640
dou,
do",
Seven
yellow.
whlte,
4000
2000
6500/5600
horIzontsi. and
vertical
colors
of
red, green. blue.
magents, cyan,
end
black
characten, maximum.
characters
whh
.
0.39mm
Aated
voltage
404(W) x
409(0) x 331(H)mm
Kg
75
(W)
Aectangular 8·pin
1.
Open
2.
Video
input
(red)
3. Video
4.
5.
6.
1. Horizontal
8. Verticsl synchronizing signal
Front
Side
(Personal
(Color display 1
(lift
input (green)
Video
input
Ground
Ground
signal
POWER switch
Vertical
lion.
horizontal
llon.
brlghtness
computer)
MZ·5600
•
MZ -1D18
(Cable
altached
•
standl
(blue)
synchronizing
vertieal
horizontal
series
Office gray
Instructlon
manual
whh
the
flat
'glare
treated)
.
and
end
the MZ-
eonnector
synchroniz
amplitude
synchroniza
10
the
TTl
16.09
400
a·
phase.
unit)
-HZ-1 F05
I
I
-HZ-lflO
·
I
I
Product
outline
Spec1 flcat
-
ion
(p~r
drive
•
Product
out
Hne
Spedflcation
standard
hard
floppy
The
8"
floppy
Cor
use
series,
MZ-S600
It
[he
HZ-1Ell
the
loterfacing
with
HelDory
capacity
Tracks
See
Hedia
Supply
voltall.e
Power
consu~pt
dimens
S.
disk
HZ-SSOO
5641.
Includes
interfaclng
Reeordiog
capacity
track
capaci
Sectorli
capllclty
Sec
per
Disk
"eads
C~l
Revolu
tioos
Oata
traolifer
speed
Recording
deoslty
Recc.rding
method
Supply
volta2e
Pmoli::consUll!p-
[100
Physical
diIDen-
51005
Coler
with
HZ-SSOO
ser i es.
has
(0
be
exclusively
interface
HZ-5500 and HZ- S600 .
the
HZ-1E11.
tor
..
tght
disk
2S".
tors
track
inders
-
-
dr
10.7MB
drive
serles,
the
ty
U6ed
-
ion
Physical
lon6
\.
·e
Color
dis~
driv~
disk
drive
the
HZ -lSOO
,~ries.
Interfaced
designed
board for
cable
co~es
1.2MB ,
fonnatced
77
tracks
8
..
ectors/track
S"
floppy
lOOV
(SO/60Hz)
100\J
19.5cII:
wide.
37 . Scm
deep
22.0cII:
hillh
l5.2KR
Office
~ray
ive
~xternal
for
use
wlth
HZ-S6 l l alld
interface
cable
.
10 .
7MB,
fonnatted
8.704KB,
fonutted
5128,
fonrultted
17
2
dlsk.s
4
317
3600RPH
500KB/
...
8cID
ice
IDllX.,
CPU
\lide,
deep
high
gray
between
controller
9260BPI
Hn1
100V, SO/60Hz
65\.1
11.
33.lclII
lS.9cm
Off
11
d i
and
via
2
6k
hard
the
and
lf
aod
'q
1-6
Ar i
thmet
Optional
devices 'specifications
ic and logical processor
MZ
-l M03
.
·~1Z-1F09
(for
internal
MZ-5SÖO)
expansion
KFD
drive
Additional
Descr ip
5Dec i
f Icat l
1Ion
on
,
Desi
gned
operal ion
mini-floppy
Additional
MZ·
3500 SeI ies
May
be
a
total
MFD
I/F
Un
lt uSlng
Drive
s
PWB
Powe
r
supply
Cabinet
10
increasf-arithmet
speeds
disk dri
m ini-
used
as t
storage
capacity
connector
the
dedlcated
Th in-profile,
density
li F PWB
LED
PWB :
SW 1tch
regula
Top
and
F
rorn
Color
Dimensions
We ight
ic
.
ve
floppy
a.n~l
ML-~5"OO
he
3rd
on
drive
45 x l29mm
paper
23
paper
+5V
ing
tor
ContAined
housing
98(W) x 16.5(H) x 87ID)mm
boltom
panel
:
:
:
:
and
(MFD)
d l
and
of
the
cable
double-sided,
(FD55B)
MZ-'
sk
drive
Serie<:;
4th
d rives,
640K
B.
rear
01
MZ -1C33
x 2.
epoxy
x 8 .
5mm
epoxy
(1.3A)
in a
measuring
cabinets
Pr
ess-molded
Molded
Office
gray
117
.7(W) x
33l .31D1mm
6kg
unit
Join
the
board)
(si
b~ard)
and
res in
logical
F02
far
the
.
and
has
to
the
System
.
double
·
(double-sided
ngle-sided
+12V
(1 .3AI
metallic
:
metal
l77.7(H)
Product
outllne
Flat
double-denslty,
disit
drive
(with
two-sided
type,
option.
One
unit
of
be
expanded
the
HZ-SSll
Spec!-
fication
x
ldentical
mini-floppy
of
the
this
internally
.
to
disk
HZ-S500.
mini-floppy
cable)
drive
internal
the
drive
,
can
in
unH
1- 7
•
Arithmetic
Table
8
•
Addit
Table 9
Descrlption
Specificat ions
Optional
and logical
Designed
operation
ional
mini-floppy
Additional
MZ -
5600
be
May
a t o tal
MFD
I/F
Un
it
tJS
Drive
PWB
Power
supply
Cabinet
devices
processor
to
increase
speeqs. (8087
disk
drive (MFD)
mini-floppy
Series
.
used
as
the
capacity
the
dedicated
PWB :
PWB :
and
panel : Molded
:
ght
:
3rd
boltom
storage
connector
ing
Thin-profile , doub
density drive
I/F
LED
Switching
regulator
Top
Front
Color
Dimensions
We i
specifications
MZ-'
M09
arithmet
on
ic
and
MZ-'
ve unit for
drives,
KB . Join
of
MZ -
!e·
sided,
x 2 .
epoxy
5mm
epoxy
in a metallic
measuring
cabinets
molded
ice gray
.7(W) x
logical
F16
the
and
to
the
System
1C43
.
double
(double·sided
board)
(single-sided
board)
and
+12V
:
metal
resin
l77 .7(H)
has
-2)
disk drI
and 4th
of
1280
the
rea r
cable
(FD55FI
45 x l29mm
paper
23
x 8 .
paper
+5V
(1 .3A)
Contained
hous
ing
98(WI x l6.5(H) x 87(D)mm
Press-
Off
117
:
331 .3(O)mm
6kg
the
·
(1 .3A)
x
·HZ-IFIS
Product
outline
Specification
(for
internal
rlat
type,
double-density
double-track,
disk
drive
option
expanded
HZ-563l.
Identical
mini-floppy
of
the
MZ-5600)
expansion
which
internally
MZ-5600.
two-sided,
.,
mini-floppy
(with
C8n
to
the
disk
MYD
drive
cable)
be
in
internal
drive
the
unit
10
O}ß-IF18
Product
outline
Spec1fication
expansion
Expansion
option
MZ-56~5.
Must
be
Co
the
prov1ded
slot.
Reco.
rding
capacity
Track
capacity
Sec
tors
capacity
Sec[ors
per
track
Disk
used
Heads
Cylinders
Revolu[ions
Data
.
transfer
speed
Recording
dens1ty
Recording
meehod
Supply
voltage
Power
consumption
Physical
d1mensions
Color
hard
hard
for
use
d1rectly
hard
disk
1n
the
10.7MB,
fonnatted
8.70~KB,
fonnatted
512B,
17
2
4
317
3600RPH
SOOKB/s.
between
controller
9260BPI
MFH
200V. 60Hz
65\J
11.8cm
33.1cm
18.9cm
Office
disk
disk
with
connected
interface
H2-56~5
format[ed
disks
unit
unit
the
max.,
CPU
wide,
deep
high
gray
aDd
°MZ-IFl~
internal
Produce
ou[line
Specificacion
Hard
di
face
unic
cable)
expansion
ldencical
expansion
sk
unh
and
tor
internal
in
ehe
[0
[he
hard
(wich
inter-
interfacing
HZ-56)1.
MZ-IF18.
disk
'i
\ \
1.
CPU
peripheral
For
the
CPU
the
main
is
adopted
clock.
In
processing
The 8086/8086-11
minimum
size
of
and
the
interface
address
generation,
operates
pipe
It
lines
Since
line
is
possible
of
the
MZ-SSOO/5600,
Controller
supplies
'
synchronize
clock
8086
decoded
signal
to
is
to
operated
from
As a ccprocessor
permits
direct
(option).
8086/8086-11
becomes
For
A
kcy
entry
key
100
entry
entry
so
operation.
of
the
MZ-5500
trend
unit
and
is
for
the
MZ-5600
the
5MHz
mode,
for
applica~ions
has
features
maximum
system
allowing
used.
(BIU);
and
in
the
async
processing.
to
directly
the
8086, data
8086/8086-11 ,is
it
requires
in
the
send
the
order
clock
the
it
the
1/0
to
(4.9152HHz)
READY
to
the
in
the
status
device
for a high
connection
In
that
terms
cornrnand
times
of
is
it
of
system.
[aster
the
MZ-SSOO/5600,
transferred
decreases
The 80C49
SECTION
Hardware
is
used
driven
by
which
compatibility
developed
shown
choice
lt
consists
the
B1U
manages
the
EU
interprets
mode
and
enhances
access
may
be
used
operated
the
8284
operate
the
to
signal
CPU.
generated
Tlle
maximum mode.
output,
and
the
speed
of
the
software,
AsTable
than
operated
by means
the
burden
is
also
used
TWO
Specifications
the
16-bit
5MHz
clock.
permits
is
on
in
Iable
of
pin
of
6-byte
high
the
memory up
as
either
under
Clock
8086
as
the
8086,
in
8288
is
Command
SO -S2,
memory.
numerical
8087
it
(MZ-5500),
can
be
1-2
with
the ' exclusive
of
interrupt
to
for
handling
CPU
On
the
8MHz/5MHz
obtained
the
MZ-5500.
1-1,
configuration
the
execution
command
command
throughput
to
8-bit
the
maximum mode
Generator
the
CPU.
but,
the
ready
the
bus
and
from
the
operation
8087-11
assumed , as
shows
its
only
80C49
only
the
8086
of
(8086)
other
which
h~nd,
selection
for
the
real
and
has
two modes
according
unit
queue
(EU)
and
function.
by
the
Uili
,.
Using
or
16-bit
for
and
tUe
8288
Not
only
it
has
the
funetion
control
circuit
controller/driver
control
CPU
to
of
signals
issue
the
(MZ5600),
an
expansion
execution
the
8086/8086-11.
subprocessor
and
the
when
allows
there
mouse
has
the
for
performs
Each
use
AO
data.
the
Bus
the
control
8086,
speed,
faster
data.
be~
8086-11
driving
time
of
to
and
the
unit
of
and
8284
to
with
when
are
it
and
of
it
is
was a
system
me
the
bus
the
BHE
the
the
NDP
the
used.
key
(1)
16-bit
(2)
Rasic
(3)
Direct
(4)
14
(5)
Arithmetical
including
(6)
SMHz,
(7)
Maskable
(8)
Dual
(9)
N-channel
(JO)
Single
(11)
40-pin
Iable
microprocessor
commands: 90
acc~ssing
x 16
bits
mu1tiplication
single
(INTR)
mode
operation
MOS
+5V
DIP
1-1
enabled
register
operation
clock
and
supply
Features
of
(8086)/8HHz
non-maskable
1MB
signed
and
of
8086,
memory
or
division
(8086-11)
(NM1)
(minimum/maximum)
1'/
8086-11
space
unsigned
external
8
or
16
bits
interrupt
data
input
Table
1-2
8087
and
emulator
execution
speed
comparison
Item
Ml.lltiply
Multiply
Add
Divide
ComEare
Square
tan
x ·
e
(single
(double
(single
root
,
precision)
precision)
precision)
Basic
808 7
19
27
17
39
9
36
90
100
frequency
8086
1600
2100
1600
3200
1300
19600
13.000
17100
SMHz[us]
emulation
\~
'"
la-IR09
un
~
I
\'II"~
96KH
2
I-
~
~
r---
IIIPX
lJ'
"
1
1
1
I 9~KB
---------------'=
I
~
j-------
VI!AM
--.
I>
1
I
I :::
I
,......j-<J-~
~
LZ90E07
5"6102-085
/lATA
r---
~
B
vncl
;:;;
wnc
v:
~
,---
c
eHT
~
)
c;-r
CULOI!
BIll!
f;~ox200
6~OX40()
If;X
8
'---
r-=M
>
-<
~
v .
~~
LATCHf'r-
r-'
p PI)'i220
SYSTEM
nATA
BUS
"'
!
16
~
)
~}
o
IIIZ-IIII08
1
1
____
-'
t=
'~
STATl IS
CONTROL
t
READY
I
I
I
8087
I
I I I
1
1
,-1--1.,
NOP
I
I--
L...-..
~
'----
SLAVE
8259A~
PIC
E
Cl.OCK
C;F.N
I~
HEAIlV
CLK
8086
h
cr'u
I I I .
~
NA
B259A~
STER
,---
PIC
r
14
.
7,-c,oMf.4
o
,
I------,LOCA
LA&.
DRI
IS
MZ5500
SYSTEM BLOCK DIAGRAM
~II
"
~
"'
A
Fig
. 1 - 1
J 4
1/1
tI
~
e
1111
~----+I...,IHI_+{II
~
'-
~
=
;;
~
PT:
11:
mp
)
C:
K~
j
:
V
CF.N~IIO)
1____
(R5:.lliCW)
-.
l
RS-28
r-
S-RA/oC
'KX~
~~~
'J
~
:Jl
-<
.
I....-.--
[
s-~
11:
:Jl
-<
v .
~
~
r--
I ! O COIoIMANI) AUS
~I
--------1
"-
I/Cl
I)ATA
RUS
( S l I I J
LH-0082A
CTC
~h""
CRTL
BUS
r-
I
SVSTE~
ADD
BUS (
3l
I j
I1
ii
J
SYSTEM
AD5TB
CONM~~n
AUS
SYSTEM UATA BUS \ 16 )
ft
~
~~
---..
.
RAS/CAS
CRTL
NPX
j
I
EP
'1
1
D·RAM
256KB
l
IrL
16KB
ROM
r"
J..
LATCII
(ON
SLOT) :
r---
A/lll
,-------------'1
1 I
I
D-RA/ol
21i6KIl
1
""Z-IRIl
~
2C
I8
1
[~T~
EX-MF'1l
1
I
~
JoI
Z-
IF02
8
I
~
M/
..
'-
-
ro~-i
IF09
___
J
j
j
I
I
I
~----
L
___
t
~l:~
____
EX-~NP
J
J
)
SLOTS
SLOT2
5LUTI
r-.- - - - - - - - -
/oIZ-IUOS
-'\
H
A
8
C
(
.lo·"~
10
I
"1
· I
'~9
I
_______
__
____
J
I
96"8
I
(I
.
'"
.
,a"
U90!.'
sOo"'"
2
,-~."
.,il
3
~
~l
·
I
Du
S
'~
:rlt
Da
IA
BUS t 161
",t
·
'",09
I
I ,
L
I
_____
8'8'
· l
-1
I,L-
f.-
S"
L--.J
'
U5
C"'t.
f------------C
C
.( '0'
OIil
'·O
l
,.
I
I I I
I
~lll
'Ir
aus
5
(loe-
.,,"
~!.
Cl
.f
~'..!!
"
_0"
'
I I I
fIIO·"'
- l
- -
'
~
0'~~~
.
I
-
-
~l!
0.&'
..
:
l
~
6
8
MZ-5600 SYSTEM
SYS
TEM
A
8
BLOCK
c
DIAGRAM
1
,*0
1
( ' U
.--
o
E
"
F
G H
1
'HO
),
' 1
,
".':
:"
L
I I I : 10'"
_________________
~---u"::~T"'
HO
, 1 ,
,
ZOIltI'ff/"1
'If.'ftl
..
- S6'"
S6J I
/4!.
"l.
"
16
"l
-"
'Z
~'
. I
"0
-@"'~
.
..
o.
I@
""
-
'0
+-
I ,
, I
L _ _
"OU"';[
____
'
,
I
J'Htt/SfN
"~TH
: 1
, 1 0'''0.
---------1
!
O\JI'~O
'"1-"'0
51"'OUO'"Z
1
/"1
-
-
564'
56'5
<}
16""
~
PI
..
1)
lS6'&
.
It
.. "
,.,
Nt·'Orr
..
,.,,,
_-
-------,
1
0'"
0·"'"
IH'~
10'"
--~
~~"
;-
SI
'
5.;..'.:...'"
~'f'"
--'-'-
-
(0
0"
~~~ru'~i=
.......
A
eus
0 8U5
ll
=O='=========c==========rL==
1161
I~
111
.
..
e"
l~
~"
e
~
'''0'((11000
l
[
======~CI~
_,
quS
5'5f["
'68
1r
~I
1----
I ,
I
---
-
--
---_
------
Sla
51015
,
.•.
_- - -_ .
..
--
:"1 '
UO'
"',
I
UO<'
D
.
OCK
D!~GRAH
E
F
G
H
2
3
4
'5
6
10
IIOB6
(PLI
OBus
Fig.1-3
\.Jhen
issued
the
control
control
shows
the
8086
in a form
circuit
the
block diagram
is
operate.cl
of a status .(50-52)
signal. to
the
undet
memory
of
the
MZ-5500/5600
the
maximum mode, command (RD,
and
which
the
is
1/0
de~lce.
decoded
bus
control
by
the
circuit.
WR,
8288
1NTA)
to
send
is
<:0-
TI
TI
Fig.J-3
8288
SO
sr
TI
Bus
Tabl~
52
51
0 0 0
0 0 1
1 0
0
1
0
1 0 0
1
~"
0
1.
1 1
1 0
control
1-3
SO
iliiOC
N~lC
AJoI
/OkC
/O~("
A/O'tttC
IN1A
8288
1
1
1
~c
Output
lNTA
lORC
IOWC,
Hold
MRDC
MRDC
MWTC,
Passive
Memory
Memory
Advanced
1/0
re~d
1/0
write
Advanced
Interrupt
circuit
input
A10WC
(command
ANWC
read
contro!
~rite
1/0
write
contro!
contro}
memory
acknow!edge
block
vs
output
control
output
~rite
fetch)
output
output
control
output
contro!
diagram
output
output
ClK
iiRöC
.
TcTi«:
AWie
.
AiO"WC
INTA
During a write
mterru
pt
"
During a raad
D1/R
Fig.1-4
-0....-
___
-.-.
....
WAX
35
: .
,
:
7'
---"""--'---JJ~
~-
-..
~'n"':"'"
oe
'"
" \ "
: ': :" .
__
--J':'l.b
MAX.",
•
,
-:
" '
I ,
~~NAX3S..j
I \ :
.
MAX45
,
41:"'"
WA,X
35
:,'
I' '.
LJ~WAX,3S:
:"WAX45
~~-,,:
-\-WAX-(5-
'
l
-: ' ;.-
NA>",
I
Timings
o RESET,
RESET
Für
reset
rising
signal
alarm
timing,
READY
For
the
returned
decode
timing
\.Jhen
timeout .is
NMI
Fig.1-5
Table
the
i8
1-4-
L
SPD
signal
('
l oc
k) sho
is chang
READY
of
edge
to
tile
the
at
circuit
8086
the
CPU
refer
MZ-550lVS600
to
the
CPU
signal
circuit
1/0
is
in
aIld memory
automatically
issued
shows
shows
to
the
wait
(for wait cou
wn
in the block diagram
ed
to
ANS55.
time
is
internally
to
is
CPU,
tI,e
of
power
the
paragraph
normally
against
inputted
to
synchronization
of
the
returned
the
CPU
at
block
diagram
count
required
nt
Wait counts are
alarm
on
synchronized
a
non-ready .system,
a
valid
the
8284A,
with
XACK
unless
the
same
of
the
adjustment
is
signal
are
detected
which
discussed
accessing.
but,
CLK
for a device
area
is
XACK
time.
MZ-5600
for
device.
acco rding
not
applicable,
for
the
from
the
by
with
CLK 'by
Actually,
RDY
is
accessed,
is
returned
RESET
llowever,
to the
5MHz
power
the
the
the
delayed
the
and
and
mode
supply
CR
network.
the
8284A.
power
ready
supply.
signal
memory
in
the
that
requires
ready
within
READY
on
circuits
the
choice of
signal
in Tabl
e 1-
unit
RESET
For
is
and
1/0
wait
wait.
signal
130ps,
MZ-5500,
5Mllz/8MlIz
nClm
e TG555
4.
J
and
of
and
and
a
the
I.
the
\b
M.:Inc.t)'o-
"UUIt-
tl·.OOI
I/0o':"'''H
Ilu ,.......
1/0
YAr1r
1nTnt
.....·••·11
t t
ffn.
,.·fll
CTC
u ..-r
,'
ru
....
.l.."
1t'''INr--1Nt.AIIY
~1I
..
r-~-1ll
K
nrm
Fig.5
°System
°1PL
°1/0
RESET
Table
RAM
ROM
other
and
1-4-
than
READY
Watt
below
°510
80
°RTC
AU
Tlau
MI>IT (
circuit
count
8MHz
:
(Hl-b)')O
of
mode
..
q.
~S
block
device
'
11
CI)
diagram
5MHz
1
3 3
mode
0
°pSG
°PB
°CTC
15
15
°1NTACK
°1NT
RET
°VRAM
°1/0(380H-3FFH)
°Memory
other
than
above
XACK
or
1
XACK
I.
!,
\\7
READY
Figures
signal
next
(8MHz/5MHz).
o
8MH
z
lWA1T
TI/lI
lLI(.
AIII(
AL
TI
l
11
Tl
rr
_AU
l Y
o 6MHz
CL,..,.
OWAIT
1 I
Tl
11
A"'~
_A::~
o 8 MII z , 5
MJI
Z , a
WA
I T
timings
show
lW
14
TI(11)
14
E
READY
T
11
1 I )
signal
timings
o
8MHz
o
8MHz
o
5MHz
for
XACK
XACK
XACK
TI
the
(XACK
(XACK
Tl
MZ-5500
at
the
at
the
",
TII
(5Mltz)
timing
timing
14
and
MZ-5600
of
0
wait)
of 1 wait
I
or
mor
l
_AlOY
ALl
o
8~mz,
5MHz, 15
waits
omitted
from
figure
Fig.1-6
~
o
Timeout
READY
signal
ready
timings
mor
2.
Memory
2-1.
MZ-5500/5600 memory
Fig.2-1
For
is
series.
For
Expansion
In
can
16KB
initialize
Since
MZ-5500/5600,
contained
. shows
the
memory,
equipped
memory
regard
be
expanded
of
tlie
the
RAM
to
CRT
in
the
memory map
it
standard
expansion,
Board
the
VRAM,
96KB
ROM
is
the
system
display
it
does
the
IPL
is
for
are
more
used
ROM.
and
memory
possible
the
such
and
1s
not
as
available.
96KB
by
for
load
performed
use
mup
of
the
to
HZ-551l
MZ-IR16
is
standard
the
use
IPL
(Initial
CP/M
the
MZ-5500/5600.
expand
by
ce
the
and
256KB
Expansion
for
of
the
Program
loader.
the
bit
ROM,
but
system
for
DRAM
the
MZ-5500/5600
MZ-IR09
Loader)
map
method
character
RAH
up
to
512KB.
the
MZ-5521 and MZ-5600
and
the
MZ-IRII
series,
option.
which
with
patterns
js
the
are
used
128KB
whjch
to
\q
Memory
tMZ-
..
16bit
...
map
5500/5600>
FFFFF
JH
'S
FCOOO
FOOOOII
E800011
EOOOOII
I>ROOOII
))000011
C800011
COOOOII
;;~
®
(Q!)
®
MA2
MAI
MAO
IPL
Auxiliery
.
VRAM6
VRAM3
VRAM5
VRAM2
VRAM4
VRAM1
ROM
(16KB)
ROM
plane
(32KB)
plane
(32KB)
plane
132K
plane
(32KB)
fllnne
(32KB)
plane
(32KB)
B)
area
2'
2
l'
1
O'
0
~~
XACJ<
o
64KB
192KB
Oivided
Read
I
and
;nto
write
the
altempt
8086
o
display
from
o
o
cycle
.
8086
includes 1 to 7 waits
o 0 0 0
)
(I
010
0
.
16bit
BUS
AOOOOIf
8000011
40000/1
2000011
®
®
Expansion R AM
'------
RESERVED
(12BKBI
AlIxiliaryarea
(lor
options)
(256K
BI
----
area
---
_I
XACK
1
.
128KB
512KB
0000011
Standard
(256KBI
RAM
area
/'0
.;
XACK
......
External
Ready
signal
Fiq.
?-1
2-2.
1/0
I
1)
MZ-5500/5600
For
for
HZ-5500.
8-bit
For
wait
2-2
ii)
1/0
For
(5MHz)/1
for
In
the
is
returned
If
XACK
For
discussjng
map
1/0
1/0
of
the
200 - 37FH,
Where
bus.
the
is
for
user
both
Where
MZ-5600,
inserted
the
1/0
area
theMZ-5500
wait .(8MHz)],
user's
8MHz
use.
mode
in
is
not
practical
the
map
MZ-5500,
for
which
noted
"byte
noted
the
1/0
for
the
bit
map.
and
300 - 33FH
of
the
the 0 wait
returned
examples
expa~sion
of
it
needs 0 wait
the
ready
access"
"reserved"
map
is
area
0 - IFFH
MZ-5600,
signal
in
1S
basical.ly
three
(3
waits),
MZ-5600, 1 wait
timing.
within
the
130ps,
1/0
user
slot.
for
the
the
only
areas
i8
CP/M
aren
accessing
is
automatically
1/0
indicates
area
reserved
the
same
as
in
the
8MHz
of
180 -
and
3CO -3FFH
nutomatically
initiates
usage,
refer
of 0 to
IFFH, 3
created
connection
by
the
system.
the
MZ-5500,
· mode.
lAFH
[0
wait
~)
See
inserted
bootstrapping.
to
the
waits
in
to
but,
Table
are
open
when
XACK
paragraph
the
the
1
2.1
1/0
lable2-1
System
PWB
110
slot
CRT
PWB
address
r------------------------------------------------.----------------~-----,
[
t-
map
HEX
00-
OF
10-
lF
20-
2F
30-
3F
40-
4F
50-
5F
60-
6F
70-
7F
80-8F
F8-
F F
lOO-lOF
110-11F
120-12F
130-13F
140-14F
150-15F
160-16F
170-17F
(HZ-5500
15
X
X
X
x
x
X
12
X
X x
X X X
x X X
X
x
/5600)
10
11
X
X
X
I I I
x
x
x
x
AOORESS
9 8 7
o
o
o
o
o
o
o
o
o
o
0
o
o 0
o 0
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
Al
Al
Al
Al
Al
Al
Al
Al
Al
All
All
o
AO
AO
AO
0
0
X
X
X
AO
AO
0
0
0
OMAC
PIO
FOC
PICt
PIC2
OMAC
PORT-A
PORT-C
Reserved
Reserved
GOC
WOC
VOC2
VOCl
AFLI
AFL"
5
o
o
o
4
o
1
1
o
1
1
o
6
o
o
o
1
o
o
o X X
o
1 X X
o
o A3
1
1 X X X 0
1
1
1
1
1
o X
o
1 X
o
o X X X 1
1
1
1
2
3
A3 A2
X X
X X X
X X
X X
X
X -x
X X
X
X X
X
X X
1
A2
A2
A2
A2
OEVICE
(8237)
(8255A)
(pP0765)
(8259A)
(8259A)
high-order
(pP07220)
(TI
(H21
(Hn
MASTER
SLAVE
address
100
-7
100
100
-7
AOO-7
AOO-7
laIch
104
-7
100
-7
100-3
100
-3
00
-7
00
-7
00
-2
00
-2
08-10
08-10
(
WAIT
-7
Byte
Access
r I
1/0
C
PU
PWB
Il O
slOI
sial
180-18F.
190-19F
lAO-1AF
lBO-1BF
leO
200-20F
210-21F
220-22F
230-23F
240-24F
250-25F
260-26F
270-27F
280-
300
340
I
380-37F
i
.r
-lFF
-
2FF
-
-
-
3BF
-3FF
X
X
X
X -
X
I
X
X
I
X
X
x
000
X
X 0 0 0
X
X
X
X X
X
X
o 0
I
X
X
I
X
X
I
X
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
1 0
1 0
1 1
1 1
o
o
1
1
o
o
o
1
o
o
1
1
1
o X X
o
1 X X
o
o
1
1
A3 A2
1 X X X
o X X X
1 X X X
o X X X
1 X X X
o
o
o
o
o
o
1
1
o
o
X
A2
Al
0
X A2
Al
0
X X X X
X }
X X
X
Al
AO
Al
AO
Al
AO
X PSG (AY-3-
X CTC INT Aeset
X
X CTC
X
Note}
Note
User
Note
Note
Reserved
SIO
(LHOOB4A)
CTC (Z -
ATC
(PA5COl)
510
INT
Return
PORT
-B
}
R.",v.d
area
User
}
} Aeserved
}
Reserved
Not
Ready
the
Syslem
}
area
80CTC)
8198)
Aeset
INT
For
generales Wlt
Unit
... 1 Waitl
100
-7
100
-7
100
-7
100
-3
X
X
100-7
100
-3
.
, 3 Wait
~
1/0 sIal
h'
-
In
User area ,
T I
o
Waitl
5MHz
8MHz
Byte
Access
__
X AC K
NOlf' :
XACK:
In
returned
initiates
180H
the
10
1BF H:
8MHz
in
bootstrnpping.
PWB
checker
mode
of
the 0 wait
the
MZ-5600, 1
timing.
X :
If
Not
in
wait
XACK
Oecode
is
was
00
100
automatically
not
-15 - 16 Bit
-8 - 8 Bit
returned
syslem
"0
BUS
inserted
within
BUS
when
130ps,
XACK
CP/M
is
I/U
(1)
System
OEV
8255
[G'OUP
Mode
Group
Mode
bit
,ICE
A.
1
B
0
map
board
AOD
DlOH
Dl1H
012H
(013H)
NOTES
1)
Group
2)
Group B is
3)
The
4)
The
5)
While '
MZ-5500/5600
BIT
SIGNAL
fAD
PAl
PA2
PA3
PA4
PA5
PA6
PA7
PBO
PBl
PB2
PB3 DK
PB4
PB5
PB6
PB7
PCD
PCl
PC2
PC3 IA-PAT
PC4
PC5
PC6 ACK
PC7
:
,A
is
used
used
desired
bit
bit
PC6
the
AC!<
is
in
in M'
otfthe
an
interrupt
may
nATAS""
6DATA6
MOTOA
EXCLK
STRÖBE
Mode
ode
be
NAME
OATAl
OATA~
OATA3
DATA4
DATA7
DATA8
BUSY
PE
POTA
SRK
CO
er
ON
OC
STC
EN
1.
O.
output
enable
read
to
Group C may
tlag
by
PC3,
1/0
OUT
IN
OUT
OUT
OUT
OUT
OUT
IN
OUT
is
Output
Carrier
Called
Strobe
BSC
Centronia
Centronia
Not
(INTEl.
needs
Table 2 - 2c\.
Data
output
Null
codes
Centronics
Centronics
Centronics
Oata
bit
from
requested
sense
signal
MFD
motor
Data
bit
to
to
external
Interrupt
used
.
be
set
or
and
is
set
not
be
read
to
are
hex
I/F
busy
I/F.
I/F
select signal
keyboard
}
on
$latus
keYboard}
keyboard
dock
bV
ACK
I/F
STROBE
I/F
ACK '
reset
or
reset
8S
its Status
Centronics
trom
fCir
input
using
I/F (negative
F F.
(busy it
zero
,)
(selecu
it
one.)
CPU.
mode
(LI)
register
to
}
the
keyboard
synchrOnQI~
input
(BSC if High)
to
Centronics
output
input
the
control
by
the
is
known
polarityl.
K,y
I/F.
(013HI.
CPU
via
the
PIC.
AFTER
Input
mode
(FF
Mode
input
Input
mode
(FFH)
P/O
'H)
INITIAL
OEFAULT
Output
mode
(FFH)
Mode
input
1
0
0
0
0
1
X
X
OEVICE
AY·3·8912
(Sound
IC)
PORT·A
(
LS5411
AOO
230H
060H
SIGNAL
BIT
IOA4
IOA5
IOA6
IOA7 MA2
100
101
102
103
104
105
106
107
MOTOA
MAO
MAl
High Den
ASTSW
DIP
SWl
DIP SW2
DIP
sm
DIP SW4
DIP SW5
DIP SW6
NAME
ON
1/0
OUT
IN
Table
motor
Drive
}
Am
IAOOOOH-BFFFFHI
RESET
switch
,
SWl
SW2
SW3
SW4
SW5
SW6
Z-2~
on
input
System
next
(see
signal (on if
(on
if
zero) -MFO
DIP
switches
page)
Low
b,nk
,)
,,'eet
';gn,'
selection
AFTER
P/O
Input
mode
(FFH)
Input
mode
INITIAL
DEFAULT
0
0
0
0
t
0
0
Input
mode
23
When
sound
wr
ite
accessing
le),
load
the
1/0 data
the
rIo
to
1/0
port
register
230H.
of
the
address
AY·3-8912
into
231
H,
then
(2)
When
output
output
MOTOR
initializing
(described
mode.
This
ON
signals
the
above),
is
needed
inactive
lOA
port,
then
to
during
write
the
place
the
maintain
initialization
port
the
data
SE
in
.
to
the
land
be
Table
2 -30..
OEVICE
PO
RT
-C
(LS175)
PO
f-H
-B
(LS125)
TL\.ble.
DEVICE
PORT
(LS74)
PORT-B
(LS367)
*1/0
2 -
-C
the
AOO
070H
nOH
3b
AOO
070H
270H
address
MZ-5600.
MI.
-5500.
BIT
100
101
102
103
100
101
102
103
MZ
-5&00
BIT
100
101
102
103
100
101
102
103
area
SIGNAL
----------
WRCT
MOTOR
FOCRST
RDCT
SEr
DIP
DIP
Signel
shown
NAME
,J
SE
SW7
SW8
name
in
1/0
OUT
IN
1/0
the
~
~
High
FOCRST
Den
OUT
~
DIP
SW7
-----
DIP
SWS
IN
table
Oedicated
Oedicated
F
OC
Oedicated
Oedici:!ted casse
(0
SW7 }
SW8
MF 0 • 1
SW7 }
SW8
: SW
FOC
("0"
Reset
OFF
System
reset
- SW
cassette
cassel1e
signal
cassette
, 1 : SW
M/640K
signal
System
below
Write
Motor
(reset
Read
tte
Sense
ON
DIP
alternate
(reset
OFF
"1"
DIP
may
signal
signal
when
signal
signal
and
Switches
with
-
SW~ON
SW (See
differ
(No
(No
one.)
(No
(No
C.PU)
(See
signal
"1'"
separate
use'
use)
use)
page.l
&
CPU)
use'
between
page'
After
Oon't
Input
the
MZ-5500
AFTER
P/O
Indefinite
Input
mode
power
care
mode
on
and
INITIAL
OEFAULT
Initialize
v)
System
switch
Table
S\o11
SW2
SW3
SW4
-- --
--
Switch
SW1
SW2
SW3
l
SWS
2-4-b
OFF
ON
OFF
ON
Table
No.
400
Normal mode
SW3
0
1 0
SW6
SW7
SW8
System
Description
High
resolution
display
rasters)
Medium
display
rasters)
Normally
Seifeheck
Fixed
Fixed
to
to
-
---
2-4-a
raster
SW4
0
8086
operated
Open
to
dip
switch
(400
used
resolution
(200
used
OFF
mode*
ON
OFF
System. dip
OFF
(1 D
10,11)
SWS
0
0
Standard
MZ-80BF
Reserved
user
definition
Factory
setup
OFF
ON
OFF
switch
CRT
8087
definition
200-raster
Selfcheck
MFD
opera
ted
(MZ-S600)
OFF
SW5
ON
OFF
SW6
ON
SW7
SW8
drive
Description
8MHz
SMHz
8087
processor
used
8087.
processor
(MZ-5500)
ON
CRT
mode
(S4B) DT/DD,
CPU
clock
CPU
clock
numerical
not
·
numerical
used
IF02,07,09
Factüry
setup
OFF
'
System
Tables
the
1/0
switches
2-3-a
and
address
of
the
2-3-b.
60H
MZ-5500/5600
As
these
for
all
models,
are
switches
they
25
assigned
are
are
sensed
to
functions
assigned
by
to
the
bit,
IPL
shown
ID2 -ID7
at
power
in
of
on.
3.
:3
-1.
i)
Interrupt
Inter
t-tApt
Circuit
Two
chips
circuits
A
high
on
applies
the
interrupt
Because
be
accepted
When
the
Controller.
second
the
INTA
data
circuit
(;
H-C.t.(,.t
description
of
8259A PIC
are
shown
the
interr"upt
an
interrupt
input
the
INTR
at
any
CPU
receives
To
which
is
sent
bus.
below.
line
time
are
request
to
device.
is
interrogated,
of
the
unless
the
the
8259A
from
the
used
for
line
CPU
it
interrupt,
forces
CPU
the
MZ-5500/5600
of
As
the
state
the
is
asynchronous,
has
been
INTA
the data
via
the
the
8259A
INT
prohibited
i8
8288,
Interrupt
of
the
signal
an
returned
bus
an
8-bit
series,
mask
is
issued
interrupt
by
via
high
vector
and,
Controller
and
priority
to
CPU.
request
the
software.
the
8288
impedance.
is
their
Bus
sent
As
of
can
the
on
L e
ge
n
Timings
cl:
. T
cu
11.
he
y,"",
Jr-Tm
lI-nrT
~
II~
~
iI-IR
1J-filC
--rz
11--
Jr-1r
iT=1i
Jr-T
Tr-T
IlAI
\J
m a r k
U
IHT1I I
sr
!lA'
L-~_""-.J-------'--fTR"T~
re pre
sen
t s t h e
6.
8
kn
....
SI
s~
pu 11u P res
ist
0 r .
IIrT
IIrTA
Fig.3-1
Interrupt
circuit
diagram
2(,
and
timings
ii)
3-2.
mi1
With
two
(1)
The
(2)
Timeout
memory
monitor
unless
and
Handling
(Non-Maskable
the
MZ-5500/5600
purposes:
System
signal
period
If
period
system
Since
software
8086
the
NMl
reset
as
from
system
which
will
the MZ-
or
the
does
with
the
may
be re-
monitor
5500/5600
1/0
bug,
circuit
ready
is
issued
of
user
Interrupt)
series,
not
have
the Z-80.
CTe
is
reset
possibly
initialized
area
it
from
makes
is
provided
signal
to
interrupt
NMl
the
function
Whereas,
to
DMA
hardware-wise,
destruct
with
is
normally
which
the
was
the
epu
epu
no
by
not
at
stoppeu
which
to
the
to
DREQ
read · the
the
NMI
a
non-ready
ready
the
returned
the
same
8086
send
i5
refresh
memory
by
the
signal
in
appearance
ready
within
time to
CPU
the
dynamic
issued
dynamic
is
contents.
software,
system,
is
sjgnal
is
used
in
suspended
retllrned
the
inform a timeout
for
the
RAM
refresh
the
prescribed
RAM
to
refresh
for a certain
Therefore,
instead
accessing
due
.
So,
the
is
forced
predetermined
following
of
the
to
a
timeout
to
tjme
error.
it.
tbe
reset.
return
i)
Hardware
As
slots,
to
°
Since
state
retained
use
or
there
the
the
the
lR-26
are
several
only
the
following
the
8259A
of
interrupt
until
device
hardware
Opec
coll
-o(]---i
interrupt
IR- 26
conditions
applies
the
that
that
ec
request,
epu
can
tor
is
open
the
acknowledges
clear
may
clear
:;>u
signals
for
user's
when
designing
inter rupt
the
interrupt
the
interrupt
it
via
(ex;
A'ioW(
1/0
it.
IR
used
use.
to
the
request
There fore,
the
1/0
Open
-2b
------o(J---!
decode
1
BOH)
for
the
The
the
int~rrupt
CPU
request
port.
collector
MZ-5500/5600
user
must
circuit.
upon
detection
signal
it
is necessary
by a
t5v
Q
I~ltff
IL
-U-
pay
has
to
softwar
expansion
attentior.
oE
Ili gh
be
t o
e commnnd
lssue
at t
hel
" e
lnterrupt
th
beginn"
processi
NT
res
lng
e t
command .
of
the
ng
routin
e.
Force the
th
e
beginning
processing
2?
port
r o
l ow l e
oE
utine.
the
vel
at
interrupt