ST19RF08
Smar tcard MC U
With 8176 Bytes EEPROM for Contactless/Contact Applications
DATA BRIEFING
■ 8 BIT ARCHITECTURE CPU
■ 32 K Bytes of USER ROM WITH
PARTITIONING
■ SYSTEM ROM FOR LIBRARIES
■ 960 By tes of RAM WITH PARTITIONI NG
■ 8 K Bytes of EEPROM WITH PARTITIONING
– Highly reliable CMOS EEPROM technology
– 10 year data retention
– 100,000 Erase/Write cycle endurance
– Separat e Write and E rase cycles for fast “1”
programming
– 1 to 64 bytes Erase or Program in 1 ms
■ S ECURITY FIREWALLS FOR MEMORIES
■ VERY HIGH SECURITY FEATURES
INCLUDING EEPROM FLASH PROGRAM
■ 8 BI T TI M E R
■ HARDWARE DES ACCELERATOR
■ SOFTWARE DES LIBRARY
– DES, triple DES, DESX computations
– CB C chainin g mode
4
4
Micromod ul e (D7)
4
4
Wafer
CONTACTLESS SPECIFIC FEATURES
■ ISO 14443 TYP E B
■ 13.56 MHZ CARRIER FREQUENCY
CONTACT SPECIFIC FEATURES
■ SER IAL ACC ESS, ISO 7816-3 COM P ATIBLE
■ 3V ± 10% AND 5V ± 10 % SUPPL Y VOLTAGE
■ POWER SAVING STANDBY MODE
■ UP TO 10 MHz INTERNAL OPERATING
FREQUENCY
■ CONT ACT ASSIGNMENT COMPATIBLE ISO
7816-2
■ E SD PROTE C TION GRE ATE R THA N 5000V
October 1999
This is Brief Data from STMicroelectronics. Details are subject to change without notice. For complete data, please contact
your nearest Sales Office or SmartCard Products Divison, Rousset, France. Fax: (+33) 4 42 25 87 29
■ HARDWARE CRC CALCULATION
■ 106, 212 and 424 KBI T/S DATA TRANSFER
■ AMPLITUDE MODULATION READER TO
CARD
■ LOAD MODULATION CARD TO READER
■ INTERFACE WITH RF READERS
SUPPORTED THROUGH A LIBRARY OF
EMBEDDED SOFTWARE FUNCTION
COMPATIBLE WITH ISO 14443 STANDARD.
1/2
1
ST19RF08
HARDWARE DESCRIPTION
The ST19RF08, a member of the ST19 device
family, is a serial access microcontroller especially
designed for very large volume and cost competitive secure portable objects.
The ST19RF08 is based on a S TM icroele ctronics
8 bit CPU core including on-chip memories: 960
Bytes of RAM, 32 K Bytes of USER ROM and 8 K
Bytes of EEPROM.
RAM, ROM and EEPROM memories can be configured into partitions. Access rules from any
memory partition to another partition are s etup by
the user defined Memory Access Control Logic.
Figure 1 Block Diagram
It is manufactured using the highly reliable ST submicron technology.
As all o ther ST19 f am ily m emb ers, it is fully co mpatible with the ISO standards for Smartcard applications:
– ISO7816 for contact operation,
– ISO14443 for contactless operation.
SOFTWARE DEVELOPMENT DESCRIPTION
Software development and firmware (ROM code/
options) generation are completed by the ST16-19
HDSE development system.
RAM
960
Bytes
HARDW.
DES
ACCEL-
ERATOR
CLOCK
GENERA-
TOR
MODULE
CLK
EEPROM
8 K
Bytes
MEMORY ACCESS FIREWALL
8 BIT
TIMER
SECURITY
ADMINISTRATOR
RESET
USER
ROM
32 K
Bytes
INTERNAL BUS
UNPRE-
DICTABLE
NUMBER
GENERATOR
8 BIT
CPU
SYSTEM ROM
SERIAL
I/O
INTER-
FACE
I/OGNDVcc
SYSTEM ROM
FIREWALL
RF
INTER-
FACE
AC1
AC0
HARDW.
CRC
CALCULATOR
SCP 101c/DS
2/2