SAMSUNG K4S641633H Technical data

K4S641633H-C

K4S641633H - R(B)E/N/G/C/L/F

Mobile-SDRAM

1M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA

FEATURES

•3.0V & 3.3V power supply.

•LVCMOS compatible with multiplexed address.

•Four banks operation.

•MRS cycle with address key programs.

-. CAS latency (1, 2 & 3).

-. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave).

•EMRS cycle with address key programs.

•All inputs are sampled at the positive going edge of the system clock.

•Burst read single-bit write operation.

•Special Function Support.

-. PASR (Partial Array Self Refresh).

-. Internal TCSR (Temperature Compensated Self Refresh)

•DQM for masking.

•Auto refresh.

•64ms refresh period (4K cycle).

•Commercial Temperature Operation (-25°C ~ 70°C).

•Extended Temperature Operation (-25°C ~ 85°C).

•54Balls FBGA with 0.8mm ball pitch

( -RXXX : Leaded, -BXXX : Lead Free).

GENERAL DESCRIPTION

The K4S641633H is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits, fabricated with SAMSUNG’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

ORDERING INFORMATION

	Part No.	Max Freq.	Interface	Package
	K4S641633H-R(B)E/N/G/C/L/F75	133MHz(CL=3)		54 FBGA
			LVCMOS
	K4S641633H-R(B)E/N/G/C/L/F1H	105MHz(CL=2)
				Leaded (Lead Free)
	K4S641633H-R(B)E/N/G/C/L/F1L	105MHz(CL=3)*1

-R(B)E/N/G : Normal / Low / Low Power, Extended Temperature(-25°C ~ 85°C)

-R(B)C/L/F : Normal / Low / Low Power, Commercial Temperature(-25°C ~ 70°C)

NOTES :

1.In case of 40MHz Frequency, CL1 can be supported.

2.Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

February 2004

K4S641633H - R(B)E/N/G/C/L/F

Mobile-SDRAM

FUNCTIONAL BLOCK DIAGRAM

						Data Input Register
		Bank Select
	Address	CounterRefresh	BufferRow	DecoderRow			1M x 16	AMPSense
							1M x 16
							1M x 16
							1M x 16
CLK	Register
ADD
		LRAS	LCBR	Buffer.Col			Column Decoder
						Latency & Burst Length
LCKE						Programming Register
	LRAS	LCBR		LWE	LCAS		LWCBR
				Timing Register
	CLK	CKE	CS	RAS	CAS	WE	L(U)DQM

	I/O					LWE
	Control					LDQM
	Output					DQi
	Buffer

LDQM

February 2004

K4S641633H - R(B)E/N/G/C/L/F

Mobile-SDRAM

Package Dimension and Pin Configuration

			< Bottom View*1 >
					E1
	9	8	7	6	5	4	3	2	1
	A								e
	B
	C
1	D								D
D	E
	F
	G								D/2
	H
	J
					E
							E/2

*2: Top View

A

A1

b z

*1: Bottom View

< Top View*2 >

#A1 Ball Origin Indicator

< Top View*2 >

54Ball(6x9) FBGA

1

2

3

7

8

9

A

VSS

DQ15

VSSQ

VDDQ

DQ0

VDD

B

DQ14

DQ13

VDDQ

VSSQ

DQ2

DQ1

C

DQ12

DQ11

VSSQ

VDDQ

DQ4

DQ3

D

DQ10

DQ9

VDDQ

VSSQ

DQ6

DQ5

E

DQ8

NC

VSS

VDD

LDQM

DQ7

F

UDQM

CLK

CKE

CAS

RAS

WE

G

NC

A11

A9

BA0

BA1

CS

H

A8

A7

A6

A0

A1

A10

J

VSS

A5

A4

A3

A2

VDD

Pin Name

Pin Function

CLK

System Clock

Chip Select

CS

CKE

Clock Enable

A0 ~ A11

Address

BA0 ~ BA1

Bank Select Address

Row Address Strobe

RAS

Column Address Strobe

CAS

Write Enable

WE

L(U)DQM

Data Input/Output Mask

DQ0 ~ 15

Data Input/Output

VDD/VSS

Power Supply/Ground

VDDQ/VSSQ

Data Output Power/Ground

XXXX Week SEC

K4S641633H

			[Unit:mm]
Symbol	Min	Typ	Max
A	0.80	0.90	1.00
A1	0.27	0.32	0.37
E	-	8.00	-
E1	-	6.40	-
D	-	8.00	-
D1	-	6.40	-
e	-	0.80	-
b	0.40	0.45	0.50
z	-	-	0.10

February 2004

K4S641633H - R(B)E/N/G/C/L/F			Mobile-SDRAM
ABSOLUTE MAXIMUM RATINGS
Parameter		Symbol	Value	Unit
Voltage on any pin relative to Vss		VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss		VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature		TSTG	-55 ~ +150	°C
Power dissipation		PD	1.0	W
Short circuit current		IOS	50	mA

NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to VSS = 0V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD	2.7	3.0	3.6	V
	VDDQ	2.7	3.0	3.6	V
Input logic high voltage	VIH	2.2	3.0	VDDQ + 0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.5	V	2
Output logic high voltage	VOH	2.4	-	-	V	IOH = -0.1mA
Output logic low voltage	VOL	-	-	0.4	V	IOL = 0.1mA
Input leakage current	ILI	-10	-	10	uA	3

NOTES :

1.VIH (max) = 5.3V AC.The overshoot voltage duration is ≤ 3ns.

2.VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3.Any input 0V ≤ VIN ≤ VDDQ.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.

4.Dout is disabled, 0V ≤ VOUT ≤ VDDQ.

CAPACITANCE (VDD = 3.0V & 3.3V, TA = 23°C, f = 1MHz, VREF =0.9V ± 50 mV)

Pin

Symbol

Min

Max

Unit

Note

Clock

CCLK

2.0

4.0

pF

CKE, DQM

CIN

2.0

4.0

pF

RAS,

CAS,

WE,

CS,

Address

CADD

2.0

4.0

pF

DQ0 ~ DQ15

COUT

3.5

6.0

pF

February 2004