Philips Semiconductors Product specification
N-channel TrenchMOS transistor PSMN025-100D
FEATURES SYMBOL QUICK REFERENCE DATA
• ’Trench’ technology
• Very low on-state resistance V
d
= 100 V
DSS
• Fast switching
• Low thermal resistance I
g
s
R
DS(ON)
= 47 A
D
≤ 25 mΩ
GENERAL DESCRIPTION PINNING SOT428 (DPAK)
SiliconMAXproductsusethelatest PIN DESCRIPTION
Philips Trench technology to
achieve the lowest possible 1 gate
on-state resistance in each
package at each voltage rating. 2 drain
1
Applications:- 3 source
• d.c. to d.c. converters
• switched mode power supplies tab drain
The PSMN025-100D is supplied in
the SOT428 (Dpak) surface
mounting package.
tab
2
1
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
3
SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT
V
DSS
V
DGR
V
GS
I
D
Drain-source voltage Tj = 25 ˚C to 175˚C - 100 V
Drain-gate voltage Tj = 25 ˚C to 175˚C; RGS = 20 kΩ - 100 V
Gate-source voltage - ± 20 V
Continuous drain current Tmb = 25 ˚C; VGS = 10 V - 47 A
Tmb = 100 ˚C; VGS = 10 V - 33 A
I
DM
P
D
Tj, T
Pulsed drain current Tmb = 25 ˚C - 188 A
Total power dissipation Tmb = 25 ˚C - 150 W
Operating junction and - 55 175 ˚C
stg
storage temperature
1 It is not possible to make connection to pin 2 of the SOT428 package.
August 1999 1 Rev 1.000
Philips Semiconductors Product specification
N-channel TrenchMOS transistor PSMN025-100D
AVALANCHE ENERGY LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT
E
AS
I
AS
THERMAL RESISTANCES
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
R
th j-mb
R
th j-a
Non-repetitive avalanche Unclamped inductive load, IAS = 40 A; - 260 mJ
energy tp = 100 µs; Tj prior to avalanche = 25˚C;
VDD ≤ 25 V; RGS = 50 Ω; VGS = 10 V; refer
to fig:15
Non-repetitive avalanche - 47 A
current
Thermal resistance junction - - 1 K/W
to mounting base
Thermal resistance junction SOT428 package, pcb mounted, minimum - 50 - K/W
to ambient footprint
ELECTRICAL CHARACTERISTICS
Tj= 25˚C unless otherwise specified
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
V
(BR)DSS
V
GS(TO)
R
DS(ON)
I
GSS
I
DSS
Q
g(tot)
Q
gs
Q
gd
t
d on
t
r
t
d off
t
f
L
d
L
s
C
iss
C
oss
C
rss
Drain-source breakdown VGS = 0 V; ID = 0.25 mA; 100 - - V
voltage Tj = -55˚C 89 - - V
Gate threshold voltage VDS = VGS; ID = 1 mA 2 3 4 V
Tj = 175˚C 1 - - V
Tj = -55˚C - - 6 V
Drain-source on-state VGS = 10 V; ID = 25 A - 22 25 mΩ
resistance Tj = 175˚C - - 68 mΩ
Gate source leakage current VGS = ±10 V; VDS = 0 V - 0.02 100 nA
Zero gate voltage drain VDS = 100 V; VGS = 0 V; - 0.05 10 µA
current Tj = 175˚C - - 500 µA
Total gate charge ID = 45 A; V
= 80 V; VGS = 10 V - 61 - nC
DD
Gate-source charge - 13 - nC
Gate-drain (Miller) charge - 25 - nC
Turn-on delay time VDD = 50 V; RD = 1.8 Ω; - 18 - ns
Turn-on rise time VGS = 10 V; RG = 5.6 Ω -72-ns
Turn-off delay time Resistive load - 69 - ns
Turn-off fall time - 58 - ns
Internal drain inductance Measured tab to centre of die - 3.5 - nH
Internal source inductance Measured from source lead to source - 7.5 - nH
bond pad
Input capacitance VGS = 0 V; VDS = 25 V; f = 1 MHz - 2600 - pF
Output capacitance - 340 - pF
Feedback capacitance - 195 - pF
August 1999 2 Rev 1.000
Philips Semiconductors Product specification
N-channel TrenchMOS transistor PSMN025-100D
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
Tj = 25˚C unless otherwise specified
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
I
S
I
SM
V
SD
t
rr
Q
rr
Continuous source current - - 47 A
(body diode)
Pulsed source current (body - - 188 A
diode)
Diode forward voltage IF = 25 A; VGS = 0 V - 0.87 1.2 V
Reverse recovery time IF = 20 A; -dIF/dt = 100 A/µs; - 82 - ns
Reverse recovery charge VGS = 0 V; VR = 25 V - 0.26 - µC
August 1999 3 Rev 1.000