The PNX2000 is a companion IC for use with the Nexperia™
entertainment engines such as PNX8526 and PNX8550.
The PNX2000 is always used in combination with the PNX3000.
PNX2000 is intended for mid to high-end analog and h ybrid TV sets , performing input
decoding of single stream analog audio and single stream analog video signals. In
addition, the PNX2000 is used for decoding and presentation of all audio output
streams in the system.
■ Detection of PAL, NTSC or SECAM, and various 1fH and 2fH component video
input sources.
■ Full support for 1fH and 2fH video sources; progressive and interlaced.
■ Decoding for global VBI Standards (WST, WSS, VPS, CC, VITC).
■ ITU-656 output interface.
■ Global multi-standard audio demodulation and decoding.
■ Dolby Pro Logic II™ 2 multi-channel audio decoding and post-processing.
■ Advanced fully programmable audio post-processing functions, including
psychoacoustic spatial algorithms for optimal loudspeaker matching.
Figure 1 shows a block diagram of the device.
1
digital video home
3.Applications
■ Analog TV receivers.
■ Hybrid TV receivers.
■ DVD recorders.
■ VCRs.
1.Nexperia is a trademark of Koninklijke Philips Electronics N.V.
Table 2 describes acronyms used in the pin tables:
Table 2:Acronym description
AcronymDescription
3V3.3 V LVCMOS
5VT5 V tolerant inputs
Z3-state
TTLTTL logic
TTL-HTTL with hysteresis
CMOSCMOS logic
IAInput Analog
IDInput Digital
ODOutput Digital
OAOutput Analog
IOAI/O Analog
IODI/O Digital
GAGround Analog
SASupply Analog
SDSupply Digital
OSCINCrystal Oscillator Input
OSCOUTCr ystal Oscillator Output
OSCGNDCrystal Oscillator Ground
DLINK1DP2IAanalog differential data link 1 positive termination
DLINK1DN3IAanalog differential data link 1 negative termination
DLINK1SP4IAanalog differential strobe link 1 positive termination
DLINK1SN5IAanalog differential strobe link 1 negative termination
DLINK2DP7IAanalog differential data link 2 positive termination
DLINK2DN8IAanalog differential data link 2 negative termination
DLINK2SP9IAanalog differential strobe link 2 positive termination
DLINK2SN10IAanalog differential strobe link 2 negative termination
DLINK3DP12IAanalog differential data link 3 positive termination
DLINK3DN13IAanalog differential data link 3 negative termination
DLINK3SP14IAanalog differential strobe link 3 positive termination
DLINK3SN15IAanalog differential strobe link 3 negative termination
Table 4:Audio pins
SymbolPinTypeDescription
ADAC1104OAdigital audio output 1
ADAC2107OAdigital audio output 2
ADAC3110OAdigital audio output 3
ADAC4113OAdigital audio output 4
ADAC5116OAdigital audio output 5
ADAC6119OAdigital audio output 6
ADAC7122OAdigital audio output 7
ADAC8125OAdigital audio output 8
ADAC9128OAdigital audio output 9
ADAC10131OAdigital audio output 10
ADAC11134OAdigital audio output 11
ADAC12137OAdigital audio output 12
ADAC1_P103SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC1_N105GANegative analog reference star connected at PNX3000.
ADAC2_P108SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC2_N106GANegative analog reference star connected at PNX3000.
ADAC3_P109SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC3_N111GANegative analog reference star connected at PNX3000.
ADAC4_P114SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC4_N112GANegative analog reference star connected at PNX3000.
ADAC5_P115SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC5_N117GANegative analog reference star connected at PNX3000.
ADAC6_P120SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC6_N118GANegative analog reference star connected at PNX3000.
ADAC7_P121SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC7_N123GANegative analog reference star connected at PNX3000.
ADAC8_P126SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC8_N124GANegative analog reference star connected at PNX3000.
ADAC9_P127SAPositiv e analog ref e rence derived via emitter f ollower from
ADAC9_N129GANegative analog reference star connected at PNX3000.
ADAC10_P132SAPositiv e analog reference derived via emitter follower from
ADAC10_N130GANegative analog reference star connected at PNX3000.
ADAC11_P133SAPositiv e analog reference derived via emitter follower from
ADAC11_N135GANegative analog reference star connected at PNX3000.
ADAC12_P138SAPositiv e analog reference derived via emitter follower from
ADAC12_N136GANegative analog reference star connected at PNX3000.
PNX2000
Audio video input processor
PNX3000 V_SND pin.
PNX3000 V_SND pin.
PNX3000 V_SND pin.
PNX3000 V_SND pin.
PNX3000 V_SND pin.
PNX3000 V_SND pin.
PNX3000 V_SND pin.
Table 5:I2S-bus pins
SymbolPinTypeDescription
I2S_IN_SD188IDI2S-bus data in channel 1; TTL; 5VT
I2S_IN_SD287IDI2S-bus data in channel 2; TTL; 5VT
I2S_IN_SD386IDI2S-bus data in channel 3; TTL; 5VT
I2S_IN_SD485IDI2S-bus data in channel 4; TTL; 5VT
I2S_IN_SD584IDI2S-bus data in channel 5; TTL; 5VT
I2S_IN_SD683IDI2S-bus data in channel 6; TTL; 5VT
I2S_OUT_SD177ODI2S-bus data out channel 1; CMOS
I2S_OUT_SD276ODI2S-bus data out channel 2; CMOS
I2S_OUT_SD475ODI2S-bus data out channel 4; CMOS
I2S_OUT_SD574ODI2S-bus data out channel 5; CMOS
I2S_OUT_SD673ODI2S-bus data out channel 6; CMOS
I2S_OUT_SD3_SCK 71ODI2S-bus bit clock channel 3; CMOS
I2S_OUT_SD3_WS70ODI2S-bus word select channel 3; CMOS
I2S_OUT_SD369ODI2S-bus data-out channel 3; CMOS
I2S_SCK_SYS79IODI2S-bus system bit clock; TTL-H; CMOS
I2S_WS_SYS78IODI2S-bus system word select; TTL-H; CMOS
ADAC_CLK89ODUsed for 128 fs or 256 fs clock output to external audio
HVINFO20ODhorizontal and vertical sync information to PNX3000; CMOS
HSYNCFBL118IAhorizontal sync (external); fastblanking signal from SCART
HSYNCFBL219IAhorizontal sync (external); fastblanking signal from SCART
VSYNC121IDvertical sync (external); TTL; 5VT
VSYNC222IDvertical sync (external); TTL; 5VT
Table 7:ITU-656 pins
SymbolPinTypeDescription
DVO_DATA_0 55ODdigital video output state 0; CMOS; Z; 5VT
DVO_DATA_1 56ODdigital video output state 1; CMOS; Z; 5VT
DVO_DATA_2 57ODdigital video output state 2; CMOS; Z; 5VT
DVO_DATA_3 58ODdigital video output state 3; CMOS; Z; 5VT
DVO_DATA_4 60ODdigital video output state 4; CMOS; Z; 5VT
DVO_DATA_5 61ODdigital video output state 5; CMOS; Z; 5VT
DVO_DATA_6 62ODdigital video output state 6; CMOS; Z; 5VT
DVO_DATA_7 63ODdigital video output state 7; CMOS; Z; 5VT
DVO_DATA_8 64ODdigital video output state 8; CMOS; Z; 5VT
DVO_DATA_9 65ODdigital video output state 9; CMOS; Z; 5VT
DVO_VALID52ODdigital video data valid; CMOS; Z; 5VT
DVO_CLK51ODdigital video output clock; CMOS; Z; 5VT
LL_CLK50IDreserved; TTL; 5VT
PNX2000
Audio video input processor
[1]
[1] It is recommended to bias this pad with a 10 kΩ resistor
Table 8:JTAG pins
SymbolPinTypeDescription
TDO93ODJT AG test data out; CMOS
TDI92IDJTAG test data in; TTL-H; 5VT
TCK94IDJTAG test clock; TTL-H; 5VT
TRST_N
TMS95IDJTAG test mode select; TTL-H; 5VT
[1] It is recommended to pull-down TRST_N with a 10 kΩ resistor. This ensures correct reset state of
44,140-1.8 V supply voltage for KSFRAMs and KROMs
1GAI2D digital ground
16SAI2D digital 1.8 V supply voltage
100GDaudio DAC 1.8 V digital ground
101SDaudio DAC 1.8 V digital supply voltage
23SADTC 3.3 V supply voltage
24SADTC 1.8 V supply voltage
DDI
and V
can be connected to same 1.8 V supply voltage.
DDM
Table 14:Analog supply pins
SymbolPinTypeDescription
V
SSA(I2D)
V
DDA(I2D)
V
DDA(PLL)
6GAI2D analog ground
11SAI2D analog 1.8 V supply voltage
33-phase locked loop 1.8 V supply voltage
Table 15 describes the functions of the hardware blocks (see also PNX2000 Block
Diagram Figure 1).
For more detailed functional description refer to the PNX2000 User Manual.
Table 15:Block function
FunctionBlockDescription
High speed data linkI2DReceives data in three streams from PNX3000.
Video decoder
processor
Serial interfaceI2C-busTo access all the internal registers.
Global Task UnitGTUGenerates all the internal clocks, reset and power
TV sound decoderDEMDEC
Audio processorAUDIO DSP Processing analog and digital audio sources.
Data Capture UnitDCUAcquires VBI data (Telete xt; CC; VPS) and f ormats in a
Formatter unitITU-656Formats YUV, VBI data and CVBS data in ITU-656.
Bus Control UnitBCUBus arbitration among all the internal blocks.
Audio video input processor
102SAaudio DAC 3.3 V supply voltage
25GADTC analog ground
37OSCVDD1.8 V crystal oscillator supply voltage
VIDDECDecodes and processes CVBS, YUV or Y/C in YUV
stream.
management.
Demodulation, decoding of terrestrial TV aud io
DSP
standards .
stream.
PNX2000
7.2Interfaces
Table 16:Interfaces
Interface Description
I2C-busThe PNX2000 IC is controlled using an I2C-bus. It performs like an I2C-bus to
PI-bus bridge, i.e. translates I
commands.
I2DReceives data in three streams from PNX3000.
I2S-busSeria l digital audio interface (6 stereo inputs, 6 stereo outputs) for connection to
other devices that support the I2S-bus standard. Can be used to receive decoded
sound from a multi-channel digital audio decoder, provide additional ADCs and
DACs, or loop audio signals through an external processor or delay line.
ITU-656Mainly intended to transfer output data stream externally to the PNX8550, but the
output data stream could also be readable by other ITU-656 input devices that
implement data val id signalling.
DACSDigital-analog converters used to generate analog outputs from Sound Core.
• Bass Redirection according to Dolby™ specifications.
• BBE
Interfaces and switching
®
Sound Processing
PNX2000
Audio video input processor
1
• Digital audio input interface (stereo I
• Digital audio output interface (stereo I
• Digital crossbar switch for all digital signal sources and destinations.
• Output crossbar for exchange of channel processing functionality.
• Voice recognition output interface (stereo I
• Audio monitoring for level detection.
• Eight audio DACs for 6-channel loudspeaker outputs and stereo headphones
output.
• Four audio DACs for stereo SCART output and stereo LINE output.
• Serial data link interfacing for analog multi-purpose interface PNX3000.
8.Television application
Figure 3 shows an overview of the top level hardware architecture of a TV application,
using the PNX3000 and PNX2000 as an analog front-end and the PNX8550 as the
main processor. This system is aimed at the hybrid (analog or digital) TV market.
The main SOC in the system, PNX8550, performs key features for high quality
television like video quality enhancement, motion compensation and
picture-in-picture processing.
2
S-bus input interface).
2
S-bus output interface).
2
S-bus output interface).
PNX2000 together with PNX3000 are used to perform the input decoding of a single
stream of analog audio and a single stream of analog video (1f
signals.
PNX2000 performs the following main functions:
• Color decoding into ITU-601 compatible format (1f
or 2fH).
H
or 2fH) broadcast
H
• A digital interface to external 3D comb filter.
• VBI data capture (Teletext, WSS, CC).
• ITU-656 formatting for communication to PNX8550.
• Audio demodulation and decoding.
• Audio processing and D-A conversion.
The audio data is transferred between PNX2000 and PNX8550 using I2S-bus.
PNX2000 and PNX3000 are controlled from PNX8550 via the I
1.BBE is a registered trademark of BBE Sound Inc. See Section 18.
Permanent damage ma y occur if absolute maxim um ratings are e xceeded. Prolo nged
operation at maximum rating may significantly reduce the reliability of the product.
Table 17:Absolute maximum ratings
Ratings are valid only within operating temperature range unless otherwise specified. All voltages are with respect to VSS
unless otherwise stated.
SymbolParameterMinMaxUnit
V
DD(core)
V
DD(I/O)
V
I
V
I
I
latchup
V
esd
V
esd
T
stg
[1] Not to exceed 4.6 V.
[2] Including voltage on outputs in 3-state mode.
[3] Only valid when the V
[4] Valid for : −(0.5 ×VDD) < V < +(1.5 × VDD); Tj < 125 °C.
[5] Human Body Model, I
[6] Machine Model 0.5 mH, I
[7] This product includes circuits specifically designed for the protection of its internal devices from the damaging effects of excessive static
charge. However, it is suggested that conventional precautions be taken to avoid applying voltages greater than the rated maximum.
supply voltage−0.5+2.5V
supply voltage−0.5+4.6V
DC input voltage (
[1] [2]
DC input voltage 5V tolerant I/O pins (
latch-up current (
[4]
)100-mA
electrostatic discharge voltage HBM (
electrostatic discharge voltage MM (
[1] Allowed SCK/WS ratios are 32, 48, 64, 128 and 256 SCK periods per WS period.
[2] All timings relative to the rising edge of SCK.
[3] See Section 10.4 for waveforms.
Time RESET_N should be below
V
before internal reset = 1.
trip_high
Time RESET_N should be above
V
(after t
before internal reset = 0
trip_high
pulse
).
Time before PNX2000 internal reset
[3]
.
= 0
RESET_SEL = 0--11µs
RESET_SEL = 0--2µs
RESET_SEL = 0200--ns
10.3Audio DAC characteristics
Table 22:Dynamic characteristics: Audio DAC
Tamb = 0 °C to +70 °C for commercial unless otherwise specified.
SymbolParameterConditionsMinTypMaxUnit
Audio DAC Outputs: ADAC1-12
f
s
audio sample frequency-3248
S/NSignal to Noise Ratio, CCIR-2 k
weighted
(THD+N)/S Total Harmonic Distortion + Noise to
Signal ratio
f
res
frequency response+/-1 dB<10-22.5kHz
outputs muted; reference f = 2 kHz,
0 dBFS
f =1 kHz; 0 dBFS; 22 kHz
measurement bandwidth
-94-dB
--77-dB
[1]
48kHz
α
ct
[1] Allowed audio sample frequencies are 32 kHz, 44.1 kHz and 48 kHz. Default fS in I2S-bus master mode is 48 kHz.
crosstalk between adjacent DACsf = 1 kHz; 0 dBFS--90-dB
The audio DACs are based on a switched-resistor architecture which acts as a
controlled voltage divider between the positive and negative references ADACn_P
and ADACn_N. Therefore all noise on the reference pins will spread directly to the
associated output pin ADACn. Consequently it is important to provide adequate
filtering of the reference voltage to allow optimum signal-to-noise performance. Also,
the voltage difference between ADACn_P and SDAC_3V3 should be kept to a
minimum as any difference will degrade distortion performance.
The DA Cs hav e an internal resolution of 4 bits , running at a clock frequency of 128 fS,
using a noise shaper circuit to shift the quantization noise to out-of-band frequenci es.
To prevent HF overloading of the circuit that is driven by the DAC outputs, a 3.3 nF
capacitor should be used to filter off the HF signal content. Together with the DAC’s
nominal output impedance of 1 kΩ, a first order roll-off at approximately 50 kHz will
result. One capacitor is required for each DAC output, connected between ADACn
and the corresponding ADACn_N.
The supported crystal/external clock frequencies are 27 MHz and 13.5 MHz. The
crystal oscillator is followed by a selectable divide-by-two frequency divider giving
three available clock frequencies, as shown in
13.1Introduction to soldering surface mount packages
This text gives a very brief insight to a complex technology. A more in-depth account
of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number 9398
There is no soldering method that is ideal for all IC packages. W a v e soldering can still
be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In
these situations reflow soldering is recommended. In these situations reflo w soldering
is recommended.
13.2Reflow soldering
Reflow soldering requires solder paste (a suspension of fine solder particles, flux and
binding agent) to be applied to the printed-circuit board by screen printing, stencilling
or pressure-syringe dispensing before package placement. Driven by legislation and
environmental forces the worldwide use of lead-free solder pastes is increasing.
PNX2000
Audio video input processor
652 90011).
Several methods exist for reflowing; for example, convection or convection/infrared
heating in a conveyor type oven. Throughput times (preheating, soldering and
cooling) vary between 100
Typical reflow peak temperatures range from 215 to 270 °C depending on solder
paste material. The top-surface temperature of the packages should preferably be
kept:
• below 220 °C (SnPb process) or below 245 °C (Pb-free process)
— for all BGA and SSOP-T packages
— for packages with a thickness ≥Š 2.5 mm
— for packages with a thickness < 2.5 mm and a volume ≥ 350 mm3 so called
thick/large packages.
• below 235 °C (SnPb process) or below 260 °C (Pb-free process) f or packages with
a thickness <
Moisture sensitivity precautions, as indicated on packing, must be respected at all
times.
2.5 mm and a volume < 350 mm3 so called small/thin packages.
13.3Wave soldering
Conventional single wave soldering is not recommended for surface mount devices
(SMDs) or printed-circuit boards with a high component density, as solder bridging
and non-wetting can present major problems.
and 200 seconds depending on heating method.
To overcome these problems the double-wave soldering method was specifically
developed.
If wave soldering is used the following conditions must be observed for optimal
results:
• Use a double-wave soldering method comprising a turbulent wave with high
upward pressure followed by a smooth laminar wave.
• For packages with leads on two sides and a pitch (e):
• For packages with leads on four sides, the footprint must be placed at a 45° angle
During placement and before soldering, the package must be fixed with a droplet of
adhesive. The adhesive can be applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after th e adhesive is cured.
Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 °C or
265
A mildly-activated flux will eliminate the need for removal of corrosive residues in
most applications.
PNX2000
Audio video input processor
— larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be
parallel to the transport direction of the printed-circuit board;
— smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the
transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
to the transport direction of the printed-circuit board. The footprint must incorporate
solder thieves downstream and at the side corners.
°C, depending on solder material applied, SnPb or Pb-free respectively.
13.4Manual soldering
Fix the component by first soldering two diagonally-opposite end leads. Use a low
voltage (24
must be limited to 10
V or less) soldering iron applied to the flat part of the lead. Contact time
seconds at up to 300 °C.
When using a dedicated tool, all other leads can be soldered in one operation within
2
to 5 seconds between 270 and 320 °C.
13.5Package related soldering information
Table 25:Suitability of surface mount IC packages for wave and reflow soldering
[1] For more detailed information on the BGA packages refer to the (LF)BGA Application Note
(AN01026); order a copy from your Philips Semiconductors sales office.
[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the
maximum temperature (with respect to time) and body size of the package, there is a risk that internal
or external package cracks may occur due to vaporization of the moisture in them (the so called
popcorn effect). For details, refer to the Drypack information in the DataCircuit Packages; Section: Packing Methods.
[3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must
on no account be processed through more than one soldering cycle or subjected to infrared reflow
soldering with peak temperature exceeding 217
oven. The package body peak temperature must be kept as low as possible.
[4] These packages are not suitable for wa v e soldering. On versions with the heatsink on the bottom side,
the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the
heatsink on the top side, the solder might be deposited on the heatsink surface.
[5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave
direction. The
[6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it
is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65
[7] Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than
0.65
mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
[8] Hot bar or manual soldering is suitable for PMFP packages.
package footprint must incorporate solder thieves downstream and at the side corners.
14. Revision history
Table 26:Revision history
Rev DateCPCNDescription
0120040504-preliminary data (9397 750 12066)
PNX2000
Audio video input processor
°C ± 10 °C measured in the atmosphere of the reflow
IObjective dataDevelopmentThis data sheet contains data from the objective specification for product development. Philips
IIPreliminary dataQualificationThis data sheet contains data from the preliminary specification. Supplementary data will be published at a
IIIProduct dataProductionThis data sheet contains data from the product specification. Philips Semiconductors reserves the right to
[1] Please consul t the most recently issued data sheet before initiating or completing a
design.
[2] The product status of the device(s) described in this data sheet may have changed
since this data sheet was published. The latest information is available on the
Internet at URL http://www.semiconductors.philips.com.
[3] For data sheets describing multiple type numbers, the highest-level product status
determines the data sheet status.
status
[1]
16. Definitions
Short-form specification – The data in a short-form specification is
extracted from a full data sheet with the same type number and title. For
detailed information see the relevant data sheet or data handbook.
Limiting values definition – Limiting values given are in accordance with
the Absolute Maximum Rating System (IEC
more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or at any
other conditions above those giv en in the Characteristics sections of the
specification is not implied. Exposure to limiting values for extended periods
may affect device reliability.
Application information – Applications that are described herein for any of
these products are for illustrative purposes only. Philips Semiconductors
make no representation or warranty that such applications will be suitable for
the specified use without further testing or modification.
17. Disclaimers
Life support – These products are not designed for use in life support
appliances, devices, or systems where malfunction of these products can
reasonably be expected to result in personal injury. Philips Semiconductors
customers using or selling these products for use in such applications do so
at their own risk and agree to fully indemnify Philips Semiconductors for any
damages resulting from such application.
Right to make changes – Philips Semiconductors reserves the right to
make changes in the products - including circuits, standard cells, and/or
software - described or contained herein in order to improve design and/or
performance. When the product is in full production (status ‘Production’),
relevant changes will be communicated via a Customer Product/Process
Change Notification (CPCN). Philips Semiconductors assumes no
responsibility or liability for the use of any of these products, conveys no
licence or title under any patent, copyright, or mask work right to these
Product
status
[2][3]
Definition
Semiconductors reserves the right to change the specification in any manner without notice .
later date. Philips Semiconductors reserves the right to change the specification without notice, in order to
improve the design and supply the best possible product.
make changes at any time in order to imp ro v e th e design, man ufacturing and supply. Relevant changes will be
communicated via a Customer Product/Process Change Notification (CPCN).
60134). Stress above one or
products, and makes no representations or warranties that these products
are free from patent, copyright, or mask work right infringement, unless
otherwise specified.
18. Licenses
Purchase of Philips I2C components
Purchase of Philips I2C components conveys a license
under the Philips’ I
2
I
C system provided the system conforms to the I2C
specification defined by Philips. This specification can be
ordered using the code 9398
Dolby Laboratories
‘Dolby’ and ‘Pro Logic’ are trademarks of Dolby Laboratories, San
Francisco, USA. Products are available to licensees of Dolby Laborat ories
Licensing Corp., 100 P otrero Avenue, San Francisco, CA, 94103, USA. Tel:
1-415-558-0200, Fax: 1-415-863-1373.
Supply of this implementation of Dolby Technology does not convey a
license, nor imply a right under any pat ent to use this impleme ntation in an y
final product. A license for such use is required from Dolby Labor atories.
BBE Sound
BBE is a registered trademark of BBE Sound Inc., 5381 Production Drive,
Huntington Beach, CA, 92649, USA. The use of BBE needs licensing from
BBE Sound Inc. Tel: 1-714-897-6766, Fax: 1-714-895-6728.
dbx - TV noise reduction
A Set-Maker License is required for use of this product unde r one (or more)
of the following patents: US4,539, 526; 5,796,842; 6,118,879 and U.S.
Patent Application 09/638245 . For further information contact THAT
Corporation, 45 Sumner Street, Milford, Massachusetts 01757-1656, USA.
Tel: 1-508-478-9200, FAX: 1-508-478-0990
2
C patent to use the components in the
393 40011.
19. Trademarks
Nexperia – is a trademark of Koninklijke Philips Electronics N.V.
Dolby Pro Logic,Virtual Dolby Digital and Virtual Dolby Surround – are
trademarks of Dolby Laboratories |nc.
BBE – is a registered trademark of BBE Sound Inc.
dbx – is a registered trademark of Carillon Electronics Corp.
20. Contact information
For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com.
All rights are reserved. Reprod uction in whole or in part is prohibited without the p rior
written consent of the copyright owner.
The information presented in this document does not form part of any quotation or
contract, is believed to be accurate and reliable and may be changed without notice. No
liability will be accepted by the publisher for any consequence of its use. Publication
thereof does not convey nor imply any license under patent- or other industrial or
intellectual property rights.
Date of release: 04 May 2004Document order number: 9397 750 12066
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.