INTEGRATED CIRCUITS
74F259
Latch
Product specification |
1989 Apr 11 |
IC15 Data Handbook
m n r
Philips Semiconductors |
Product specification |
|
|
|
|
|
|
|
Latch |
74F259 |
|
|
|
|
|
|
|
FEATURES
•Combines demultiplexer and 8-bit latch
•Serial-to-parallel capability
•Output from each storage bit available
•Random (addressable) data entry
•Easily expandable
•Common reset input
•Useful as 1-of-8 active-High decoder
DESCRIPTION
The 74F259 addressable latch has four distinct modes of operation which are selectable by controlling the Master Reset (MR) and Enable (E) inputs (see Function Table). In the addressable latch mode, data at the Data inputs is written into the addressed latches.
The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the store mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held High (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode (MR=E=Low), addressed outputs will follow the level of the Data input, with all other outputs Low. In the Master Reset mode, all outputs are Low and unaffected by the Address and Data inputs.
PIN CONFIGURATION
|
|
|
|
|
|
|
|
A0 |
1 |
|
16 |
VCC |
|||
|
|
|
|
||||
A1 |
2 |
|
15 |
|
MR |
|
|
|
|
|
|
|
|
|
|
A2 |
3 |
|
14 |
|
E |
|
|
|
|
|
|
|
|
|
|
Q0 |
4 |
|
13 |
D |
|||
|
|
|
|
|
|
|
|
Q1 |
5 |
|
12 |
Q7 |
|||
|
|
|
|
|
|
|
|
Q2 |
6 |
|
11 |
Q6 |
|||
|
|
|
|
|
|
|
|
Q3 |
7 |
|
10 |
Q5 |
|||
GND |
|
|
|
|
|
|
|
8 |
|
9 |
Q4 |
||||
|
|
|
|
|
|
|
|
|
|
|
|
SF00823 |
|
|
|
|
|
|
|
|
|
TYPE |
|
TYPICAL |
|
TYPICAL SUPPLY |
||
|
PROPAGATION |
|
CURRENT (TOTAL) |
|||
|
|
DELAY |
|
|
|
|
|
|
|
|
|
|
|
74F259 |
|
|
7.5ns |
|
|
31mA |
|
|
|
|
|
|
|
ORDERING INFORMATION |
|
|
||||
|
|
|
|
|
|
|
|
|
|
ORDER CODE |
|
|
|
|
|
|
|
|||
DESCRIPTION |
|
COMMERCIAL RANGE |
PKG DWG # |
|||
|
|
|
VCC = 5V ±10%, |
|
|
|
|
|
|
Tamb = 0°C to +70°C |
|
||
16-pin plastic DIP |
|
N74F259N |
|
SOT38-4 |
||
|
|
|
|
|
||
16-pin plastic SO |
|
N74F259D |
|
SOT109-1 |
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS |
DESCRIPTION |
74F (U.L.) |
LOAD VALUE |
||||
|
|
|
|
|
|
HIGH/LOW |
HIGH/LOW |
|
|
|
|
|
|
|
|
|
D |
Data input |
1.0/1.0 |
20μA/0.6mA |
|||
|
|
|
|
|
|
|
|
A0, A1, A2 |
Address inputs |
1.0/1.0 |
20μA/0.6mA |
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
Enable input (active Low) |
1.0/1.0 |
20μA/0.6mA |
|
|
E |
|||||
|
|
|
|
|
Master Reset inputs (active Low) |
1.0/1.0 |
20μA/0.6mA |
MR |
|||||||
Q0 ± Q7 |
Data outputs |
50/33 |
1.0mA/20mA |
||||
|
|
|
|
|
|
|
|
NOTE:
One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.
1989 Apr 11 |
2 |
853±0362 06316 |
Philips Semiconductors |
Product specification |
|
|
|
|
Latch |
74F259 |
|
|
|
|
LOGIC SYMBOL |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IEC/IEEE SYMBOL |
|
|
|
|
|
|
|
|
|
|
|||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0 |
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2 |
|
8M |
0 |
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3 |
2 |
|
|
|
|
7 |
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
14 |
|
|
|
|
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
G8 |
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
13 |
|
1 |
|
|
2 |
3 |
|
|
|
|
|
|
|
|
|
|
13 |
|
|
|
|
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Z9 |
|
|
|
|
||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
15 |
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Z10 |
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D |
A0 |
|
A1 |
A3 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
14 |
|
|
|
E |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
4 |
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10m 0R |
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
5 |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10m |
|
|
|
|
|
|
|
|
|
|
15 |
|
|
|
MR |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1R |
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
6 |
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
Q0 |
Q1 |
|
Q2 |
Q3 |
Q4 |
Q5 |
|
Q6 |
Q7 |
|
|
|
|
|
|
|
|
|
|
|
|
10m |
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2R |
|
|
|
|
||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
7 |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10m |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3R |
|
|
|
|
|||
|
|
|
|
|
|
|
|
4 |
|
5 |
6 |
7 |
9 |
10 |
11 |
12 |
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
9 |
|
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10m |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
4R |
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
10 |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10m |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
5R |
|
|
|
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
11 |
|
|||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10m |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
6R |
|
|
|
|
|||
|
VCC = Pin 16 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
9, 10D |
|
|
12 |
|
|||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
10m |
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
7R |
|
|
|
|
||||||||||
|
GND = Pin 8 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SF00824 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
SF00825 |
||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||
FUNCTION TABLE |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
INPUTS |
|
|
|
|
|
|
|
|
|
|
|
|
OUTPUTS |
|
|
|
|
|
|
|
|
|
OPERATING MODE |
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
D |
|
A0 |
A1 |
|
|
A2 |
|
Q0 |
|
Q1 |
Q2 |
Q3 |
|
Q4 |
Q5 |
|
Q6 |
|
|
|
Q7 |
||||||||||||||
|
MR |
|
|
|
|
E |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||||||||||||||
|
L |
|
|
H |
|
X |
|
|
X |
|
X |
|
|
L |
|
L |
|
L |
L |
L |
|
L |
L |
|
L |
|
|
|
L |
Master Reset |
||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||
|
L |
|
|
|
L |
|
d |
|
|
L |
|
L |
|
|
L |
|
Q=d |
|
L |
L |
L |
|
L |
L |
|
L |
|
|
|
L |
|
|
|
|
||||||||||
|
L |
|
|
|
L |
|
d |
|
|
H |
|
L |
|
|
L |
|
L |
|
Q=d |
L |
L |
|
L |
L |
|
L |
|
|
|
L |
|
|
|
|
||||||||||
|
L |
|
|
|
L |
|
d |
|
|
L |
H |
|
|
L |
|
L |
|
L |
Q=d |
L |
|
L |
L |
|
L |
|
|
|
L |
Demultiplex |
||||||||||||||
|
• |
|
|
|
• |
|
• |
|
|
• |
|
• |
|
|
• |
|
• |
|
• |
• |
• |
|
• |
• |
|
• |
|
|
|
• |
||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
(active-High decoder |
|||||||||||||||||||||||||||
|
• |
|
|
|
• |
|
• |
|
|
• |
|
• |
|
|
• |
|
• |
|
• |
• |
• |
|
• |
• |
|
• |
|
|
|
• |
when D=H) |
|||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||||||||||||||||
|
• |
|
|
|
• |
|
• |
|
|
• |
|
• |
|
|
• |
|
• |
|
• |
• |
• |
|
• |
• |
|
• |
|
|
|
• |
|
|
|
|
||||||||||
|
L |
|
|
|
L |
|
d |
|
|
H |
H |
|
|
H |
|
L |
|
L |
L |
L |
|
L |
L |
|
L |
|
|
Q=d |
|
|
|
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||||||
|
H |
|
|
H |
|
X |
|
|
X |
|
X |
|
|
X |
|
q0 |
|
q1 |
q2 |
q3 |
|
q4 |
q5 |
|
q6 |
|
|
|
q7 |
Store (do nothing) |
||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||
|
H |
|
|
|
L |
|
d |
|
|
L |
|
L |
|
|
L |
|
Q=d |
|
q1 |
q2 |
q3 |
|
q4 |
q5 |
|
q6 |
|
|
|
q7 |
|
|
|
|
||||||||||
|
H |
|
|
|
L |
|
d |
|
|
H |
|
L |
|
|
L |
|
q0 |
|
Q=d |
q2 |
q3 |
|
q4 |
q5 |
|
q6 |
|
|
|
q7 |
|
|
|
|
||||||||||
|
H |
|
|
|
L |
|
d |
|
|
L |
H |
|
|
L |
|
q0 |
|
q1 |
Q=d |
q3 |
|
q4 |
q5 |
|
q6 |
|
|
|
q7 |
|
|
|
|
|||||||||||
|
• |
|
|
|
• |
|
• |
|
|
• |
|
• |
|
|
• |
|
• |
|
• |
• |
• |
|
• |
• |
|
• |
|
|
|
• |
Addressable Latch |
|||||||||||||
|
• |
|
|
|
• |
|
• |
|
|
• |
|
• |
|
|
• |
|
• |
|
• |
• |
• |
|
• |
• |
|
• |
|
|
|
• |
|
|
|
|
||||||||||
|
• |
|
|
|
• |
|
• |
|
|
• |
|
• |
|
|
• |
|
• |
|
• |
• |
• |
|
• |
• |
|
• |
|
|
|
• |
|
|
|
|
||||||||||
|
H |
|
|
|
L |
|
d |
|
|
H |
H |
|
|
H |
|
q0 |
|
q1 |
q2 |
q3 |
|
q4 |
q5 |
|
q6 |
|
|
Q=d |
|
|
|
|
||||||||||||
H |
= |
|
High voltage level |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
L |
= |
|
Low voltage level |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
X |
= |
|
Don't care |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
d |
= |
|
High or Low data one setup time prior to the Low-to-High Enable transition |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||||||||||||||||||||
q |
= |
|
Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared. |
1989 Apr 11 |
3 |
Philips Semiconductors |
Product specification |
|
|
|
|
Latch |
74F259 |
|
|
|
|
LOGIC DIAGRAM
|
|
12 |
Q7 |
|
|
|
|
|
|
11 |
Q6 |
|
|
|
|
|
|
10 |
Q5 |
|
|
|
|
|
|
9 |
Q4 |
|
|
7 |
Q3 |
|
|
6 |
Q2 |
|
|
|
|
D |
13 |
|
|
|
|
|
|
E |
14 |
|
|
|
|
|
|
MR |
15 |
5 |
|
|
Q1 |
||
|
|
|
|
A2 |
3 |
|
|
A1 |
2 |
|
|
|
|
|
|
A0 |
1 |
4 |
Q0 |
|
|
||
VCC = Pin 16 |
|
|
|
GND = Pin 8 |
|
SF00826 |
|
|
|
1989 Apr 11 |
4 |