Philips ISP1562 User Manual

Page 1

ISP1562

Hi-Speed Universal Serial Bus PCI Host Controller

Rev. 01 — 14 July 2005 Product data sheet

1. General description

The ISP1562 is a Peripheral Component Interconnect (PCI)-based, single-chip Universal Serial Bus (USB) Host Controller. It integrates two Original USB Open Host Controller Interface (OHCI) cores, one Hi-Speed USB Enhanced Host Controller Interface (EHCI) core, and two transceivers that are compliant with Hi-Speed USB and Original USB. The functional parts of the ISP1562 are fully compliant with

Rev. 2.0,Open Host Controller Interface Speciﬁcation for USB Rev. 1.0a,Enhanced Host Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0,PCI Local Bus Speciﬁcation Rev. 2.2

The integrated high performance USB transceivers allow the ISP1562 to handle all Hi-Speed USB transfer speed modes: high-speed (480 Mbit/s), full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s). The ISP1562 provides two downstream ports, allowing simultaneous connection of USB devices at different speeds.

Universal Serial Bus Speciﬁcation

, and

PCI Bus Power Management Interface Speciﬁcation Rev. 1.1

2. Features

The ISP1562 is fully compatible with various operating system drivers, such as Microsoft Windows standard OHCI and EHCI drivers that are present in Windows XP, Windows 2000 and Red Hat Linux.

The ISP1562 directly interfaces to any 32-bit, 33 MHz PCI bus. Its PCI pins can source

3.3 V. The PCI interface fully complies with The ISP1562isideally suited for use in Hi-Speed USB mobile applications and embedded

solutions. The ISP1562 uses a 12 MHz crystal.

■ Complies with

■ Supports data transfer at high-speed (480 Mbit/s), full-speed (12 Mbit/s) and

low-speed (1.5 Mbit/s)

■ Two Original USB OHCI cores comply with

Speciﬁcation for USB Rev. 1.0a

■ One Hi-Speed USB EHCI core complies with

Speciﬁcation for Universal Serial Bus Rev. 1.0

■ Supports PCI 32-bit, 33 MHz interface compliant with

Rev. 2.2

standard

■ Compliant with

hosts (EHCI and OHCI), and supports all power states: D0, D1, D2, D3

Universal Serial Bus Speciﬁcation Rev. 2.0

, with support for D3

PCI Bus Power Management Interface Speciﬁcation Rev. 1.1

standby and wake-up modes; all I/O pins are 3.3 V

cold

PCI Local Bus Speciﬁcation Rev. 2.2

Open Host Controller Interface

Enhanced Host Controller Interface

PCI Local Bus Speciﬁcation

and D3

hot

for all

cold

Page 2

Philips Semiconductors

■ CLKRUN support for mobile applications, such as internal notebook design

■ Conﬁgurable subsystem ID and subsystem Vendor ID through external EEPROM

■ Digital and analog powerseparation forbetter Electro-Magnetic Interference (EMI) and

Electro-Static Discharge (ESD) protection

■ Supports hot Plug and Play and remote wake-up of peripherals

■ Supports individual power switching and individual overcurrent protection for

downstream ports

■ Supports partial dynamic port-routing capability for downstream ports that allows

sharing of the same physical downstream ports between the Original USB Host Controller and the Hi-Speed USB Host Controller

■ Uses 12 MHz crystal oscillator to reduce system cost and EMI emissions

■ Supports dual power supply: PCI V

■ Operates at +3.3 V power supply input

■ Low power consumption

■ Full industrial operating temperature range from −40 °Cto+85°C

■ Full-scan design with high fault coverage (93 % to 95 %) ensures high quality

■ Available in LQFP100 package.

aux(3V3)

and V

ISP1562

USB PCI Host Controller

3. Applications

■ Digital consumer appliances

■ Notebook

■ PCI add-on card

■ PC motherboard

■ Set-Top Box (STB)

■ Web appliances.

4. Ordering information

Table 1: Ordering information

Type number Package

Name Description Version

ISP1562BE LQFP100 plastic low proﬁle quad ﬂat package; 100 leads; body 14 x 14 x 1.4 mm SOT407-1

Product data sheet Rev. 01 — 14 July 2005 2 of 98

Page 3

Product data sheet Rev. 01 — 14 July 2005 3 of 98

xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x

SCL SDA

5. Block diagram

Philips Semiconductors

C/BE#[3:0]

32-bit, 33 MHz PCI bus

I(VREG3V3)

REG1V8

XTAL1

XTAL2

PME#

PCICLK

AD[31:0]

REQ# GNT#

IDSEL

INTA#

FRAME#

DEVSEL#

IRDY#

CLKRUN#

PAR PERR# SERR#

TRDY# STOP#

RST#

CC(I/O)

99 7

10, 12 to 15, 20 to 22, 26 to 31, 33, 34, 50 to 54, 56, 57, 59, 62, 63, 65 to 70

23, 35, 48, 60 9 8 24

4 36 39 37 42 47 44 45 38 41

5 11, 25, 40,

55, 71 16

18, 43, 58

74 75

PCI CORE

PCI MASTER

PCI SLAVE

CONFIGURATION SPACE

CONFIGURATION FUNCTION 0

CONFIGURATION FUNCTION 1

CONFIGURATION FUNCTION 2

CORE RESET_N

POR

VOLTAGE

REGULATOR

CC(I/O)

DETECT

XOSC

PLL

CORE

DDA_AUX

86, 93

OHCI

(FUNCTION 0)

RAM

ORIGINAL

USB ATX

OC1_N

PWE1_N

96 97

GLOBAL CONTROL

(FUNCTION 1)

PORT ROUTER

ATX1

Hi-SPEED

USB ATX

79 83 85

DM1 DP1

ISP1562

OHCI

RAM

ATX2

ORIGINAL

USB ATX

87 88 90 92

OC2_N

PWE2_N

VOLTAGE

REGULATOR

EHCI

(FUNCTION 2)

RAM

Hi-SPEED

USB ATX

DM2 DP2

)

aux

aux(1V8)

77, 98, 100

core

1, 17, 46,

61, 72, 80,

6, 19, 32,

49, 64, 76,

004aaa507

2, 73

82, 84,

89, 91

94, 95

CC(I/O)_AUX

I(VAUX3V3)

AUX1V8

RREF

GNDA

GNDD

USB PCI Host Controller

ISP1562

Fig 1. Block diagram.

Page 4

Philips Semiconductors

6. Pinning information

6.1 Pinning

CC(I/O)_AUX

99989796959493929190898887

100

DDA_AUX

DP1

GNDA

DM1

8685848382

GNDA

8180797877

ISP1562

USB PCI Host Controller

CC(I/O)_AUX

GNDA XTAL2

AUX1V8 XTAL1

I(VAUX3V3)

PCICLK AD[1]

I(VREG3V3)

REG1V8

C/BE#[3] AD[12]

2 3 4

INTA# GNDA

RST# V

GNDD AD[0]

7 8

GNT# AD[2]

REQ# AD[3]

AD[31] AD[4]

CC(I/O)

AD[30] GNDD

AD[29] AD[6]

AD[28] AD[7]

AD[27]

16 17

GNDA

18 19

GNDD

AD[26] AD[10]

AD[25] V

AD[24] AD[11]

23 24

IDSEL

CC(I/O)

ISP1562BE

75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51

AUX1V8

CC(I/O)

AD[5]

GNDA C/BE#[0] AD[8] REG1V8 AD[9]

CC(I/O)

AD[13] AD[14]

26272829303132333435363738

AD[23] V

AD[22] PME#

AD[21] V

AD[20] SDA

AD[19] SCL

GNDD GNDD

AD[18] GNDD

AD[17] V

AD[16] DP2

C/BE#[2] GNDA

FRAME# DM2

IRDY# GNDA

TRDY# PWE2_N

4041424344

CC(I/O)

STOP#

DEVSEL# OC2_N

PERR#

REG1V8

CLKRUN#

4546474849

PAR PWE1_N

GNDA GNDA

SERR# RREF

C/BE#[1] OC1_N

GNDD

AD[15] GNDD

004aaa508

Fig 2. Pin conﬁguration.

Product data sheet Rev. 01 — 14 July 2005 4 of 98

Page 5

Philips Semiconductors

6.2 Pin description

Table 2: Pin description

Symbol

GNDA 1 - analog ground AUX1V8 2 - 1.8 Vauxiliary output voltage;only for voltage conditioning; cannot be

I(VAUX3V3)

INTA# 4 I/O PCI interrupt

RST# 5 I PCI reset; used to bring PCI-speciﬁc registers, sequencers and

GNDD 6 - digital ground PCICLK 7 I PCI system clock (33 MHz)

GNT# 8 I/O PCI grant; indicates to the agent that access to the bus is granted

REQ# 9 I/O PCIrequest; indicates to the arbitrator that the agent wants to use the

AD[31] 10 I/O bit 31 of multiplexed PCI address and data

CC(I/O)

AD[30] 12 I/O bit 30 of multiplexed PCI address and data

AD[29] 13 I/O bit 29 of multiplexed PCI address and data

AD[28] 14 I/O bit 28 of multiplexed PCI address and data

AD[27] 15 I/O bit 27 of multiplexed PCI address and data

I(VREG3V3)

GNDA 17 - analog ground REG1V8 18 - 1.8 V regulator output voltage; only for voltage conditioning; cannot

GNDD 19 - digital ground AD[26] 20 I/O bit 26 of multiplexed PCI address and data

AD[25] 21 I/O bit 25 of multiplexed PCI address and data

AD[24] 22 I/O bit 24 of multiplexed PCI address and data

ISP1562

USB PCI Host Controller

[1]

Pin Type Description

used to supply power to external components; connected to 100 nF and 20 µF capacitors

3 - 3.3 V auxiliary input voltage; add a 100 nF decoupling capacitor

PCI pad; 3.3 V signaling; open-drain

signals to a consistent state

3.3 V input pad; push-pull; CMOS

PCI pad; 3.3 V signaling

bus PCI pad; 3.3 V signaling

PCI pad; 3.3 V signaling

11 - 3.3 V supply voltage; used to power pads; add a 100 nF decoupling

capacitor

PCI pad; 3.3 V signaling

16 - 3.3 V regulator input voltage; add a 100 nF decoupling capacitor

be used to supply power to external components; connected to 100 nF and 20 µF capacitors

PCI pad; 3.3 V signaling

Product data sheet Rev. 01 — 14 July 2005 5 of 98

Page 6

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 2: Pin description

CC(I/O)

[1]

Pin Type Description

25 - 3.3 V supply voltage; used to power pads; add a 100 nF decoupling

40 - 3.3 V supply voltage; used to power pads; add a 100 nF decoupling

Symbol

C/BE#[3] 23 I/O byte 3 of multiplexed PCI bus command and byte enable

IDSEL 24 I PCI initialization device select; used as a chip select during

AD[23] 26 I/O bit 23 of multiplexed PCI address and data

AD[22] 27 I/O bit 22 of multiplexed PCI address and data

AD[21] 28 I/O bit 21 of multiplexed PCI address and data

AD[20] 29 I/O bit 20 of multiplexed PCI address and data

AD[19] 30 I/O bit 19 of multiplexed PCI address and data

AD[18] 31 I/O bit 18 of multiplexed PCI address and data

GNDD 32 - digital ground AD[17] 33 I/O bit 17 of multiplexed PCI address and data

AD[16] 34 I/O bit 16 of multiplexed PCI address and data

C/BE#[2] 35 I/O byte 2 of multiplexed PCI bus command and byte enable

FRAME# 36 I/O PCI cycle frame; driven by the master to indicate the beginning and

IRDY# 37 I/O PCI initiator ready; indicates the ability of the initiating agent to

TRDY# 38 I/O PCI target ready; indicates the ability of the target agent to complete

DEVSEL# 39 I/O PCI device select; indicates if any device is selected on the bus

STOP# 41 I/O PCI stop; indicates that the current target is requesting the master to

CLKRUN# 42 I/O PCI CLKRUN signal; pull-down to ground through a 10 kΩ resistor

…continued

PCI pad; 3.3 V signaling

conﬁguration read and write transactions PCI pad; 3.3 V signaling

capacitor

PCI pad; 3.3 V signaling

duration of an access PCI pad; 3.3 V signaling

complete the current data phase of a transaction PCI pad; 3.3 V signaling

the current data phase of a transaction PCI pad; 3.3 V signaling

PCI pad; 3.3 V signaling

capacitor

stop the current transaction PCI pad; 3.3 V signaling

PCI pad; 3.3 V signaling; open-drain

Product data sheet Rev. 01 — 14 July 2005 6 of 98

Page 7

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 2: Pin description

CC(I/O)

[1]

Pin Type Description

55 - 3.3 V supply voltage; used to power pads; add a 100 nF decoupling

Symbol

REG1V8 43 - 1.8 V regulator output voltage; only for voltage conditioning; cannot

PERR# 44 I/O PCI parity error; used to report data parity errors during all PCI

SERR# 45 I/O PCI system error; used to report address parity errors and data parity

GNDA 46 - analog ground PAR 47 I/O PCI parity

C/BE#[1] 48 I/O byte 1 of multiplexed PCI bus command and byte enable

GNDD 49 - digital ground AD[15] 50 I/O bit 15 of multiplexed PCI address and data

AD[14] 51 I/O bit 14 of multiplexed PCI address and data

AD[13] 52 I/O bit 13 of multiplexed PCI address and data

AD[12] 53 I/O bit 12 of multiplexed PCI address and data

AD[11] 54 I/O bit 11 of multiplexed PCI address and data

AD[10] 56 I/O bit 10 of multiplexed PCI address and data

AD[9] 57 I/O bit 9 of multiplexed PCI address and data

REG1V8 58 - 1.8 V regulator output voltage; only for voltage conditioning; cannot

AD[8] 59 I/O bit 8 of multiplexed PCI address and data

C/BE#[0] 60 I/O byte 0 of multiplexed PCI bus command and byte enable

GNDA 61 - analog ground AD[7] 62 I/O bit 7 of multiplexed PCI address and data

AD[6] 63 I/O bit 6 of multiplexed PCI address and data

…continued

be used to supply power to external components; add a 100 nF decoupling capacitor

transactions, except a Special Cycle PCI pad; 3.3 V signaling

errors on the Special Cycle command, or any other system error in which the result will be catastrophic

PCI pad; 3.3 V signaling; open-drain

PCI pad; 3.3 V signaling

capacitor

PCI pad; 3.3 V signaling

be used to supply power to external components; add a 100 nF decoupling capacitor

PCI pad; 3.3 V signaling

Product data sheet Rev. 01 — 14 July 2005 7 of 98

Page 8

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 2: Pin description

Symbol

GNDD 64 - digital ground AD[5] 65 I/O bit 5 of multiplexed PCI address and data

AD[4] 66 I/O bit 4 of multiplexed PCI address and data

AD[3] 67 I/O bit 3 of multiplexed PCI address and data

AD[2] 68 I/O bit 2 of multiplexed PCI address and data

AD[1] 69 I/O bit 1 of multiplexed PCI address and data

AD[0] 70 I/O bit 0 of multiplexed PCI address and data

GNDA 72 - analog ground AUX1V8 73 - 1.8 V auxiliary output voltage; only forvoltageconditioning; cannot be

XTAL1 74 AI crystal oscillator input; this can also be a 12 MHz clock input XTAL2 75 AO crystal oscillator output (12 MHz); leave open when clock is used GNDD 76 - digital ground V

OC1_N 78 I overcurrent sense input for the USB downstream port 1 (digital)

PWE1_N 79 O power enable for the USB downstream port 1

GNDA 80 - analog ground RREF 81 AI/O analog connection for the external resistor (12 kΩ±1%) GNDA 82 - analog ground DM1 83 AI/O D−; analog connection for the USB downstream port 1; leave this pin

GNDA 84 - analog ground DP1 85 AI/O D+; analog connection forthe USB downstream port 1; leave this pin

V OC2_N 87 I overcurrent sense input for the USB downstream port 2 (digital)

PWE2_N 88 O power enable for the USB downstream port 2

GNDA 89 - analog ground

[1]

CC(I/O)

CC(I/O)_AUX

DDA_AUX

Pin Type Description

71 - 3.3 V supply voltage; used to power pads; add a 100 nF decoupling

77 - 3.3 V auxiliary supply voltage; used to power pads; add a 100 nF

86 - auxiliary analog supply voltage; add a 100 nF decoupling capacitor

…continued

PCI pad; 3.3 V signaling

capacitor

used to supply power to external components; add a 100 nF decoupling capacitor

decoupling capacitor

3.3 V input pad; push-pull; CMOS

3.3 V output pad; 3 ns slew rate control; CMOS; open-drain

open when not in use

3.3 V input pad; push-pull; CMOS

3.3 V output pad; 3 ns slew rate control; CMOS; open-drain

Product data sheet Rev. 01 — 14 July 2005 8 of 98

Page 9

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 2: Pin description

Symbol

[1]

Pin Type Description

…continued

DM2 90 AI/O D−; analog connection for the USB downstream port 2; leave this pin

open when not in use GNDA 91 - analog ground DP2 92 AI/O D+; analog connection forthe USB downstream port 2; leave this pin

open when not in use V

DDA_AUX

93 - auxiliary analog supply voltage; add a 100 nF decoupling capacitor GNDD 94 - digital ground GNDD 95 - digital ground SCL 96 I/O I

C-bus clock; pull-up to 3.3 V through a 10 kΩ resistor

[2]

I2C-bus pad; clock signal

SDA 97 I/O I

C-bus data; pull-up to 3.3 V through a 10 kΩ resistor

[2]

I2C-bus pad; data signal

CC(I/O)_AUX

98 - 3.3 V auxiliary supply voltage; used to power pads; add a 100 nF

decoupling capacitor

PME# 99 O PCI Power Management Event; used by a device to request a

change in the device or system power state PCI pad; 3.3 V signaling; open-drain

CC(I/O)_AUX

100 - 3.3 V auxiliary supply voltage; used to power pads; add a 100 nF

decoupling capacitor

[1] Symbol names ending with # represent active LOW signals for PCI pins, for example: NAME#. Symbol

names ending with underscore N represent active LOW signals for USB pins, for example: NAME_N.

[2] Connect to ground if I2C-bus is not used.

Product data sheet Rev. 01 — 14 July 2005 9 of 98

Page 10

Philips Semiconductors

7. Functional description

7.1 OHCI Host Controller

An OHCI Host Controller per port transfersdata to devices at the Original USB deﬁned bit rate of 12 Mbit/s or 1.5 Mbit/s.

7.2 EHCI Host Controller

The EHCI Host Controller transfers data to a Hi-Speed USB compliant device at the Hi-Speed USB deﬁned bit rate of 480 Mbit/s. When the EHCI Host Controller has the ownership of a port, the OHCI Host Controllers are not allowed to modify the port register. All additional port bit deﬁnitions required for the Enhanced Host Controller are not visible to the OHCI Host Controller.

7.3 Dynamic port-routing logic

The port-routing feature allows sharing of the same physical downstream ports between the Original USB Host Controller and the Hi-Speed USB Host Controller.This requirement of the

Enhanced Host Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0

provides ports that are multiplexed with the ports of the OHCI.

ISP1562

USB PCI Host Controller

The EHCI is responsible for the port-routing switching mechanism. Two register bits are used for ownership switching. During power-onand system reset, the defaultownership of all downstream ports is the OHCI. The Enhanced Host Controller Driver (HCD) controls the ownership during normal functionality.

7.4 Hi-Speed USB analog transceivers

The Hi-Speed USB analog transceivers directly interface to the USB cables through integrated termination resistors. These transceivers can transmit and receive serial data at all data rates: high-speed (480 Mbit/s), full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s).

7.5 Power management

The ISP1562 provides an advanced power management capability interface that is compliant with controlled and managed by the interaction between drivers and PCI registers.

For a detailed description on power management, see Section 10.

PCI Bus Power Management Interface Speciﬁcation Rev. 1.1

7.6 Phase-Locked Loop (PLL)

A 12 MHz-to-30 MHz and 48 MHz clock multiplier PLL is integrated on-chip. This allows the use of a low-cost 12 MHz crystal, which also minimizes EMI. No external components are required for the PLL to operate.

. Power is

Product data sheet Rev. 01 — 14 July 2005 10 of 98

Page 11

Philips Semiconductors

7.7 Power-On Reset (POR)

ISP1562

USB PCI Host Controller

Figure 3 shows a possible curve of V

with dips at t2 to t3 and t4 to t5. At t0, POR will

CC(I/O)

start with 1. At t1, the detector passes through the trip level. Another delay will be added before POR drops to 0 to ensure that the length of the generated detector pulse, POR, is large enough to reset asynchronous ﬂip-ﬂops. If the dip is too short (t4 to t5 < 11 µs), POR will not react and will stay LOW.

CC(I/O)

POR(trip)

t0 t1

POR(trip)

is typically 1.2 V.

004aaa664

POR

Fig 3. Power-on reset.

7.8 Power supply

Figure 4 shows the ISP1562 power supply connection.

Product data sheet Rev. 01 — 14 July 2005 11 of 98

Page 12

Philips Semiconductors

ISP1562

USB PCI Host Controller

ISP1562

40, 55, 71

77, 98, 100

11, 25,

86, 93

I(VREG3V3)

CC(I/O)

I(VAUX3V3)

CC(I/O)_AUX

DDA_AUX

AUX1V8

REG1V8

20 µF

100 nF

PCI 3.3 V

PCI V

aux(3V3)

PCI V

aux(3V3)

PCI V

aux(3V3)

(1)

8. PCI

REG1V8

(1) If V

43, 58

1, 6, 17, 19, 32,

46, 49, 61, 64, 72, 76, 80, 82,

84, 89, 91, 94, 95

GND

is not present on PCI, the pin should be connected to PCI 3.3 V.

aux(3V3)

004aaa665

100 nF

Fig 4. Power supply connection.

8.1 PCI interface

The PCI interface has three functions. The ﬁrst function (#0) and the second function (#1) are for the OHCI Host Controllers, and the third function (#2) is for the EHCI Host Controller. All functions support both master and target accesses, and share the same PCI interrupt signal INTA#. These functions provide memory-mapped, addressable operational registers as required in

Rev. 1.0a Rev. 1.0

and

Enhanced Host Controller Interface Speciﬁcation for Universal Serial Bus

Open Host Controller Interface Speciﬁcation for USB

Product data sheet Rev. 01 — 14 July 2005 12 of 98

Page 13

Philips Semiconductors

Each function has its own conﬁguration space. The PCI enumerator should allocate the memory address space for each of these functions. Power management is implemented in each PCI function and all power states are provided. This allows the system to achieve low power consumption by switching off the functions that are not required.

8.1.1 PCI conﬁguration space

ISP1562

USB PCI Host Controller

PCI Local Bus Speciﬁcation Rev. 2.2

ISP1562 provides its ownPCI conﬁguration registers, which can vary in size. In addition to the basic PCI conﬁguration header registers, these functions implement capability registers to support power management.

The registers of each of these functions are accessed bythe respectivedriver.Section 8.2 provides a detailed description of the various PCI conﬁguration registers.

8.1.2 PCI initiator and target

A PCI initiator initiates PCI transactions to the PCI bus. A PCI target responds to PCI transactions as a slave. In the case of the ISP1562, the two Open Host Controllers and the Enhanced Host Controller function as both initiators or targets of PCI transactions issued by the host CPU.

All USB Host Controllers have their own operational registers that can be accessed by the system driver software. Drivers use these registers to conﬁgure the Host Controller hardware system, issue commands to it, and monitor the status of the current hardware operation. The Host Controller plays the role of a PCI target. All operational registers of the Host Controllers are the PCI transaction targets of the CPU.

Normal USB transfers require the Host Controller to access system memory ﬁelds, which are allocated by USB HCDs and PCI drivers. The Host Controller hardware interacts with the HCD by accessing these buffers. The Host Controller works as an initiator in this case and becomes a PCI master.

requires that each of the three PCI functions of the

8.2 PCI conﬁguration registers

The OHCI USB Host Controllers and the EHCI USB Host Controller contain two sets of software-accessible hardware registers: PCI conﬁguration registers and memory-mapped Host Controller registers.

A set of conﬁguration registers is implemented for each of the three PCI functions of the ISP1562, see Table 3.

Remark: In addition to the normal PCI header, from offset index 00h to 3Fh, implementation-speciﬁc registers are deﬁned to support power management and function-speciﬁc features.

Table 3: PCI conﬁguration space registers of OHCI1, OHCI2 and EHCI

Address Bits 31 to 24 Bits 23 to 16 Bits 15 to 8 Bits 7 to 0 Reset value

Func0 OHCI1 Func1 OHCI2 Func2 EHCI

PCI conﬁguration header registers

00h Device ID[15:0] Vendor ID[15:0] 1561 1131h 1561 1131h 1562 1131h 04h Status[15:0] Command[15:0] 0210 0000h 0210 0000h 0210 0000h

Product data sheet Rev. 01 — 14 July 2005 13 of 98

[1]

Page 14

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 3: PCI conﬁguration space registers of OHCI1, OHCI2 and EHCI

Address Bits 31 to 24 Bits 23 to 16 Bits 15 to 8 Bits 7 to 0 Reset value

08h Class Code[23:0] Revision

ID[7:0]

0Ch reserved Header

Type[7:0] 10h Base Address 0[31:0] 0000 0000h 0000 0000h 0000 0000h 14h 18h 1Ch 20h 24h 28h 2Ch Subsystem ID[15:0] Subsystem Vendor ID[15:0] 1561 1131h 1561 1131h 1562 1131h 30h reserved 0000 0000h 0000 0000h 0000 0000h 34h reserved Capabilities

38h reserved 0000 0000h 0000 0000h 0000 0000h 3Ch Max_ Lat[7:0] Min_Gnt[7:0] Interrupt

40h reserved Retry

Enhanced Host Controller-speciﬁc PCI registers

60h PORTWAKECAP[15:0] FLADJ[7:0] SBRN[7:0] - - 0007 2020h

Power management registers

DCh PMC[15:0] Next_Item_Ptr

E0h Data[7:0] PMCSR_BSE

reserved 0000 0000h 0000 0000h 0000 0000h

[7:0]

Latency

Timer[7:0]

Pin[7:0]

Timeout

[7:0]

PMCSR[15:0] 0000 XX00h

CacheLine

Size[7:0]

Pointer[7:0]

Interrupt Line[7:0]

TRDY

Timeout

Cap_ID[7:0] D282 0001h D282 0001h FE82 0001h

…continued

[1]

Func0 OHCI1 Func1 OHCI2 Func2 EHCI

0C03 1011h 0C03 1011h 0C03 2011h

0080 0000h 0080 0000h 0080 0000h

0000 00DCh 0000 00DCh 0000 00DCh

2A01 0100h 2A01 0100h 1002 0100h

0000 8000h 0000 8000h 0000 8000h

[2]

0000 XX00h

[2]

0000 XX00h

[2]

[1] Reset values that are highlighted—for example, 0—indicate read and write accesses; and reset values that are not highlighted—for

example, 0—indicate read-only.

[2] See Section 8.2.3.4.

The HCD does not usually interact with the PCI conﬁguration space. The conﬁguration space is used only by the PCI enumerator to identify the USB Host Controller and assign appropriate system resources by reading the Vendor ID (VID) and the Device ID (DID).

8.2.1 PCI conﬁguration header registers

The Enhanced Host Controller implements the normal PCI header register values, except the values for the memory-mapping base address register, serial bus number and Device ID.

8.2.1.1 Vendor ID register

This read-only register identiﬁes the manufacturer of the device. PCI Special Interest Group (PCI-SIG) assigns valid vendor identiﬁers to ensure the uniqueness of the identiﬁer. The bit description is shown in Table 4.

Product data sheet Rev. 01 — 14 July 2005 14 of 98

Page 15

Philips Semiconductors

Table 4: VID - Vendor ID register (address 00h) bit description

Legend: * reset value

Bit Symbol Access Value Description 15 to 0 VID[15:0] R 1131h* Vendor ID: This read-only register value is assigned

8.2.1.2 Device ID register

This is a 2 B read-only register that identiﬁes a particular device.The identiﬁer is allocated by Philips Semiconductors. Table 5 shows the bit description of the register.

Table 5: DID - Device ID register (address 02h) bit description

Legend: * reset value

Bit Symbol Access Value Description

15 to 0 DID[15:0] R 156Xh*

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

8.2.1.3 Command register

This is a 2 B register that provides coarse control over the ability of a device to generate and respond to PCI cycles. The bit allocation of the Command register is given in Table 6. When logic 0 is written to this register, the device is logically disconnected from the PCI bus for all accesses, except conﬁguration accesses. All devices are required to support this base level of functionality. Individual bits in the Command register may or may not support this base level of functionality.

ISP1562

USB PCI Host Controller

to Philips Semiconductors by PCI-SIG as 1131h.

[1]

Device ID: This register value is deﬁned by Philips Semiconductors to identify the USB Host Controller IC product.

Table 6: Command register (address 04h) bit allocation

Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol SCTRL PER VGAPS MWIE SC BM MS IOS Reset 00000000 Access R R/W R R/W R R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

[1]

FBBE SERRE

Product data sheet Rev. 01 — 14 July 2005 15 of 98

Page 16

Philips Semiconductors

Table 7: Command register (address 04h) bit description

Bit Symbol Description

15 to 10 reserved 9 FBBE Fast Back-to-Back Enable: This bit controls whether a master can do

8 SERRE SERR# Enable: This bit is an enable bit for the SERR# driver. All devices

7 SCTRL Stepping Control: This bit controls whether a device does address and

6 PER Parity Error Response: This bit controls the response of a device to

5 VGAPS VGA Palette Snoop: This bit controls how VGA compatible and graphics

4 MWIE Memory Write and Invalidate Enable: This is an enable bit for using the

3SCSpecial Cycles: Controls the action of a device on Special Cycle

ISP1562

USB PCI Host Controller

fast back-to-back transactions to various devices. The initialization software must set this bit if all targets are fast back-to-back capable.

0 — Fast back-to-back transactions are only allowed to the same agent (value after RST#)

1 — The master is allowed to generate fast back-to-back transactions to different agents.

that have an SERR# pin must implement this bit. Address parity errors are reported only if this bit and the PER bit are logic 1.

0 — Disable the SERR# driver 1 — Enable the SERR# driver.

data stepping. Devicesthat neverdo stepping must clear this bit. Devices that always do stepping must set this bit. Devicesthat can do either,must make this bit read and write, and initialize it to logic 1 after RST#.

parity errors. When the bit is set, the device must take its normal action when a parity error is detected. When the bit is logic 0, the device sets DPE (bit 15 in the Status register) when an error is detected, but does not assert PERR# and continues normal operation. The state of this bit after RST# is logic 0. Devices that check parity must implement this bit. Devices are required to generate parity, even if parity checking is disabled.

devices handle accesses to VGA palette registers. 0 — The device should treat palette write accesses like all other

accesses. 1 — Palette snooping is enabled, that is, the device does not respond to

palette register writes and snoops data. VGA compatible devices should implement this bit.

Memory Write and Invalidate command.

0 — Memory Writes must be used instead. State after RST# is logic 0. 1 — Masters may generate the command.

This bit must be implemented by master devices that can generate the Memory Write and Invalidate command.

operations. 0 — Causes the deviceto ignore all Special Cycle operations. State after

RST# is logic 0. 1 — Allows the device to monitor Special Cycle operations.

Product data sheet Rev. 01 — 14 July 2005 16 of 98

Page 17

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 7: Command register (address 04h) bit description

Bit Symbol Description

2BMBus Master: Controls the ability of a deviceto act as a master on the PCI

bus. 0 — Disables the device from generating PCI accesses. State after

RST# is logic 0. 1 — Allows the device to behave as a bus master.

1MSMemory Space: Controls the response of a device to Memory Space

accesses.

0 — Disables the device response. State after RST# is logic 0. 1 — Allows the device to respond to memory space accesses.

0 IOS IO Space: Controls the response of a device to I/O space accesses.

0 — Disables the device response. State after RST# is logic 0. 1 — Allows the device to respond to I/O space accesses.

…continued

8.2.1.4 Status register

The Status register is a 2 B read-only register used to record status information on PCI bus-related events. For bit allocation, see Table 8.

Table 8: Status register (address 06h) bit allocation

Bit 15 14 13 12 11 10 9 8 Symbol DPE SSE RMA RTA STA DEVSELT[1:0] MDPE Reset 00000010 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol FBBC reserved 66MC CL reserved Reset 00010000 Access RRRRRRRR

Table 9: Status register (address 06h) bit description

Bit Symbol Description

15 DPE Detected Parity Error: This bit must be set by the device whenever it

detects a parity error, even if the parity error handling is disabled.

14 SSE Signaled System Error: This bit must be set whenever the device asserts

SERR#. Devices that never assert SERR# do not need to implement this bit.

13 RMA Received Master Abort: This bit must be set bya master device whenever

its transaction, except for Special Cycle,is terminated with Master-Abort. All master devices must implement this bit.

12 RTA Received Target Abort: This bit must be set by a master device whenever

its transaction is terminated with Target-Abort. All master devices must implement this bit.

11 STA Signaled Target Abort: This bit must be set by a target device whenever it

terminates a transaction with Target-Abort. Devices that never signal Target-Abort do not need to implement this bit.

Product data sheet Rev. 01 — 14 July 2005 17 of 98

Page 18

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 9: Status register (address 06h) bit description

Bit Symbol Description

10 to 9 DEVSELT

[1:0]

8 MDPE Master Data Parity Error: This bit is implemented by bus masters. It is set

DEVSEL Timing: These bits encode the timing of DEVSEL#. There are three allowable timing to assert DEVSEL#:

00b — Fast 01b — Medium 10b — Slow 11b — Reserved.

These bits are read-only and must indicate the slowest time that a device asserts DEVSEL# for any bus command, except Conﬁguration Read and Conﬁguration Write.

when the following three conditions are met:

…continued

• The bus agent asserted PERR# itself, on a read; or observed PERR#

asserted, on a write.

• The agent setting the bit acted as the bus master for the operation in

which error occurred.

• PER (bit 6 in the Command register) is set.

7 FBBC Fast Back-to-Back Capable: This read-only bit indicates whether the

target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent. This bit can be set to logic 1, if the

device can accept these transactions; and must be set to logic 0 otherwise. 6 reserved 5 66MC 66 MHz Capable: This read-only bit indicates whether this device is

capable of running at 66 MHz.

0 — 33 MHz

1 — 66 MHz.

4CL Capabilities List: This read-only bit indicates whether this device

implements the pointer for a new capabilities linked list at offset 34h.

0 — No new capabilities linked list is available

1 — The value read at offset 34h is a pointer in conﬁguration space to a

linked list of new capabilities. 3 to 0 reserved -

8.2.1.5 Revision ID register

This 1 B read-only register indicates a device-speciﬁc revision identiﬁer. The value is chosen by the vendor. This ﬁeld is a vendor-deﬁned extension of the Device ID. The Revision ID register bit description is given in Table 10.

Table 10: REVID - Revision ID register (address 08h) bit description

Legend: * reset value

Bit Symbol Access Value Description

7 to 0 REVID[7:0] R 11h* Revision ID: This byte speciﬁes the design revision

number of functions.

8.2.1.6 Class Code register

Class Code is a 24-bit read-only register used to identify the generic function of the device, and in some cases, a speciﬁc register-level programming interface. Table 11 shows the bit allocation of the register.

Product data sheet Rev. 01 — 14 July 2005 18 of 98

Page 19

Philips Semiconductors

ISP1562

USB PCI Host Controller

The Class Code register is divided into three byte-size ﬁelds. The upper byte is a base class code that broadly classiﬁes the type of function the device performs. The middle byte is a sub-class code that identiﬁes more speciﬁcally the function of the device. The lower byte identiﬁes a speciﬁc register-level programming interface, if any, so that device-independent software can interact with the device.

Table 11: Class Code register (address 09h) bit allocation

Bit 23 22 21 20 19 18 17 16 Symbol BCC[7:0] Reset 0Ch Access RRRRRRRR Bit 15 14 13 12 11 10 9 8 Symbol SCC[7:0] Reset 03h Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol RLPI[7:0] Reset X0h Access RRRRRRRR

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

[1]

Table 12: Class Code register (address 09h) bit description

Bit Symbol Description

23 to 16 BCC[7:0] Base Class Code: 0Ch is the base class code assigned to this byte. It

15 to 8 SCC[7:0] Sub-Class Code: 03h is the sub-class code assigned to this byte. It

7 to 0 RLPI[7:0] Register-Level Programming Interface: 10h is the programming

8.2.1.7 CacheLine Size register

The CacheLine Size register is a read and write single-byte register that speciﬁes the system CacheLine size in units of DWords. This register must be implemented by master devices that can generate the Memory Write and Invalidate command. The value in this register is also used by master devices to determine whether to use Read, Read Line or Read Multiple command to access the memory.

Slave devices that want to allow memory bursting using a CacheLine-wrap addressing mode must implement this register to know when a burst sequence wraps to the beginning of the CacheLine.

This ﬁeld must be initialized to logic 0 on activation of RST#. Table 13 shows the bit description of the CacheLine Size register.

implies a serial bus controller.

implies the USB Host Controller.

interface code assigned to OHCI, which is USB 1.1 speciﬁcation compliant. 20h is the programming interface code assigned to EHCI, which is USB 2.0 speciﬁcation compliant.

Product data sheet Rev. 01 — 14 July 2005 19 of 98

Page 20

Philips Semiconductors

Table 13: CLS - CacheLine Size register (address 0Ch) bit description

Legend: * reset value

Bit Symbol Access Value Description 7 to 0 CLS[7:0] R/W 00h* CacheLine Size: This byte identiﬁes the system

8.2.1.8 Latency Timer register

This register speciﬁes—in units of PCI bus clocks—the value of the Latency Timer for the PCI bus master. Table 14 shows the bit description of the Latency Timer register.

Table 14: LT - Latency Timer register (address 0Dh) bit description

Legend: * reset value

Bit Symbol Access Value Description 7 to 0 LT[7:0] R/W 00h* Latency Timer: This byte identiﬁes the latency timer.

8.2.1.9 Header Type register

The Header Type register identiﬁes the layout of the second part of the predeﬁned header, beginning at byte 10h in conﬁguration space. It also identiﬁes whether the device contains multiple functions. For bit allocation, see Table 15.

ISP1562

USB PCI Host Controller

CacheLine size.

Table 15: Header Type register (address 0Eh) bit allocation

Bit 7 6 5 4 3 2 1 0 Symbol MFD HT[6:0] Reset 10000000 Access RRRRRRRR

Table 16: Header Type register (address 0Eh) bit description

Bit Symbol Description 7 MFD Multi-Function Device: This bit identiﬁes a multifunction device.

0 — The device has single function. 1 — The device has multiple functions.

6 to 0 HT[6:0] Header Type: These bits identify the layout of the part of the

predeﬁned header, beginning at byte 10h in conﬁguration space.

8.2.1.10 Base Address register 0

Power-up softwaremust build a consistent address map beforebooting the machine to an operating system. This means it must determine how much memory is in the system, and how much address space the I/O controllers in the system require. After determining this information, power-up software can map the I/O controllers into reasonable locations and proceed with system boot. To do this mapping in a device-independent manner, the base registers for this mapping are placed in the predeﬁned header portion of conﬁguration space.

Bit 0 in all Base Address registers is read-only and used to determine whether the register maps into memory or I/O space. Base Address registers that map to memory space must return logic 0 in bit 0. Base Address registers that map to I/O space must return logic 1 in bit 0.

The bit description of the BAR 0 register is given in Table 17.

Product data sheet Rev. 01 — 14 July 2005 20 of 98

Page 21

Philips Semiconductors

Table 17: BAR 0 - Base Address register 0 (address 10h) bit description

Legend: * reset value

Bit Symbol Access Value Description

31 to 0 BAR 0[31:0] R/W 0000

8.2.1.11 Subsystem Vendor ID register

The Subsystem Vendor ID register is used to uniquely identify the expansion board or subsystem where the PCI deviceresides. This register allows expansionboard vendorsto distinguish their boards, even though the boards may have the same Vendor ID and Device ID.

Subsystem Vendor IDs are assigned by PCI-SIG to maintain uniqueness. The bit description of the Subsystem Vendor ID register is given in Table 18.

Table 18: SVID - Subsystem Vendor ID register (address 2Ch) bit description

Legend: * reset value

Bit Symbol Access Value Description

15 to 0 SVID[15:0] R 1131h* Subsystem Vendor ID: 1131h is the subsystem

0000h*

ISP1562

USB PCI Host Controller

Base Address to Memory-Mapped Host Controller Register Space: The memory size required by OHCI

and EHCI are 4 kB and 256 B, respectively. Therefore, BAR 0[31:12] is assigned to the two OHCI ports, and BAR 0[31:8] is assigned to the EHCI port.

Vendor ID assigned to Philips Semiconductors.

8.2.1.12 Subsystem ID register

Subsystem ID values are vendorspeciﬁc. The bit description of the Subsystem ID register is given in Table 19.

Table 19: SID - Subsystem ID register (address 2Eh) bit description

Legend: * reset value

Bit Symbol Access Value Description

15 to 0 SID[15:0] R 156Xh*

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

8.2.1.13 Capabilities Pointer register

This register is used to point to a linked list of new capabilities implemented by the device. This register is only valid if CL (bit 4 in the Status register) is set. If implemented, bit 1 and bit 0 are reserved and should be set to 00b. Software should mask these bits off before using this register as a pointer in conﬁguration space to the ﬁrst entry of a linked list of new capabilities. The bit description of the register is given in Table 20.

Table 20: CP - Capabilities Pointer register (address 34h) bit description

Legend: * reset value

Bit Symbol Access Value Description

7 to 0 CP[7:0] R DCh* Capabilities Pointer: EHCI efﬁciently manages power

[1]

Subsystem ID: For the ISP1562, Philips Semiconductors has deﬁned OHCI functions as 1561h, and the EHCI function as 1562h.

using this register. This Power Management register is allocated at offset DCh. Only one Host Controller is needed to manage power in the ISP1562.

Product data sheet Rev. 01 — 14 July 2005 21 of 98

Page 22

Philips Semiconductors

8.2.1.14 Interrupt Line register

This is a 1 B register used to communicate interrupt line routing information. This register must be implemented by any device or device function that uses an interrupt pin. The interrupt allocation is done by the BIOS. The POST software needs to write the routing information to this register because it initializes and conﬁgures the system.

The value in this register speciﬁes which input of the system interrupt controller(s) the interrupt pin of the device is connected. This valueis used by device drivers and operating systems to determine priority and vector information. Values in this register are system architecture speciﬁc. The bit description of the register is given in Table 21.

Table 21: IL - Interrupt Line register (address 3Ch) bit description

Legend: * reset value

Bit Symbol Access Value Description 7 to 0 IL[7:0] R/W 00h* Interrupt Line: Indicates which IRQ is used to report

8.2.1.15 Interrupt Pin register

This 1 B register is use to specify which interrupt pin the device or device function uses.

ISP1562

USB PCI Host Controller

interrupt from the ISP1562.

A value of 1h corresponds to INTA#,2h corresponds to INTB#, 3h corresponds to INTC#, and 4h corresponds to INTD#. Devices or functions that do not use interrupt pin must set this register to logic 0. The bit description is given in Table 22.

Table 22: IP - Interrupt Pin register (address 3Dh) bit description

Legend: * reset value

Bit Symbol Access Value Description 7 to 0 IP[7:0] R 01h* Interrupt Pin: INTA# is the default interrupt pin used

8.2.1.16 Min_Gnt and Max_Lat registers

The Minimum Grant (Min_Gnt) and Maximum Latency (Max_Lat) registers are used to specify the desired settings of the device for latency timer values. For both registers, the value speciﬁes a period of time in units of 250 ns. Logic 0 indicates that the device has no major requirements for setting latency timers.

The Min_Gnt register bit description is given in Table 23.

Table 23: Min_Gnt - Minimum Grant register (address 3Eh) bit description

Legend: * reset value

Bit Symbol Access Value Description

7 to 0 MIN_GNT

[7:0]

[1] X is 1h for OHCI1 and OHCI2; X is 2h for EHCI.

R 0Xh*

by the ISP1562.

[1]

Min_Gnt: It is used to specify how long a burst period the device needs, assuming a clock rate of 33MHz.

The Max_Lat register bit description is given in Table 24.

Product data sheet Rev. 01 — 14 July 2005 22 of 98

Page 23

Philips Semiconductors

Table 24: Max_Lat - Maximum Latency register (address 3Fh) bit description

Legend: * reset value

Bit Symbol Access Value Description

7 to 0 MAX_LAT

[1] XX is 2Ah for OHCI1 and OHCI2; XX is 10h for EHCI.

8.2.1.17 TRDY Timeout register

This is a read and write register at address 40h. The default and recommended value is 00h—TRDY timeout disabled. This value can, however, be modiﬁed. It is an implementation-speciﬁc register, and not a standard PCI conﬁguration register.

The TRDY timer is 13 bits—the lower 5 bits are ﬁxed as logic 0, and the upper 8 bits are determined by the TRDY Timeout register value. The timeout is calculated by multiplying the 13-bit timer with the PCI CLK cycle time.

This register determines the maximum TRDY delay without asserting the UE (Unrecoverable Error) bit. If TRDY is longer than the delay determined by this register value, then the UE bit will be set.

[7:0]

R XXh*

ISP1562

USB PCI Host Controller

[1]

Max_Lat: It is used to specify how often the device needs to gain access to the PCI bus.

8.2.1.18 Retry Timeout register

The defaultvalue of this read and write register is 80h, and is located at address 41h. This value can, however, be modiﬁed. Programming this register as 00h means that retry timeout is disabled. This is an implementation-speciﬁc register, and not a standard PCI conﬁguration register.

The timeout is determined by multiplying the register value with the PCI CLK cycle time. This register determines the maximumnumber of PCI retires beforethe UEbit is set. If the number of retries is longer than the delay determined by this register value, then the UE bit will be set.

8.2.2 Enhanced Host Controller-speciﬁc PCI registers

In addition to the PCI conﬁguration header registers, EHCI needs some additional PCI conﬁguration space registers to indicate the serial bus release number, downstream port wake-up event capability, and adjust the USB bus frame length for Start-of-Frame (SOF). The EHCI-speciﬁc PCI registers are given in Table 25.

Table 25: EHCI-speciﬁc PCI registers

Offset Register

60h Serial Bus Release Number (SBRN) 61h Frame Length Adjustment (FLADJ) 62h to 63h Port Wake Capability (PORTWAKECAP)

8.2.2.1 SBRN register

The Serial Bus Release Number (SBRN) register is a 1 B register, and the bit description is given in Table 26. This register contains the release number of the USB speciﬁcation with which this USB Host Controller module is compliant.

Product data sheet Rev. 01 — 14 July 2005 23 of 98

Page 24

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 26: SBRN - Serial Bus Release Number register (address 60h) bit description

Legend: * reset value

Bit Symbol Access Value Description

7 to 0 SBRN[7:0] R 20h* Serial Bus Speciﬁcation Release Number: This

8.2.2.2 FLADJ register

This feature is used to adjust any offset from the clocksource that generates the clockthat drives the SOF counter. When a new value is written to these six bits, the length of the frame is adjusted. The bit allocation of the Frame Length Adjustment (FLADJ) register is given in Table 27.

Table 27: FLADJ - Frame Length Adjustment register (address 61h) bit allocation

Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00100000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

FLADJ[5:0]

[1] The reserved bits should always be written with the reset value.

Table 28: FLADJ - Frame Length Adjustment register (address 61h) bit description

Bit Symbol Description

7 to 6 reserved 5 to 0 FLADJ[5:0] Frame Length Timing Value:Eachdecimal value change to this register

corresponds to 16 high-speed bit times. The SOF cycle time—number of SOF counter clock periods to generate a SOF micro frame length—is equal to 59488 + value in this ﬁeld. The default value is decimal 32 (20h), which gives a SOF cycle time of 60000.

FLADJ value SOF cycle time

(480 MHz)

0 (00h) 59488 1 (01h) 59504 2 (02h) 59520

:: 31 (1Fh) 59984 32 (20h) 60000

62 (3Eh) 60480

63 (3Fh) 60496

8.2.2.3 PORTWAKECAP register

Port Wake Capability (PORTWAKECAP) is a 2 B register used to establish a policy about which ports are for wake events; see Table 29. Bit positions 15 to 1 in the mask correspond to a physical port implemented on the current EHCI controller. Logic 1 in a bit position indicates that a device connected below the port can be enabled as a wake-up device and the port may be enabled for disconnect or connect, or overcurrent events as wake-up events. This is an information only mask register. The bits in this register do not

Product data sheet Rev. 01 — 14 July 2005 24 of 98

Page 25

Philips Semiconductors

affect the actual operation of the EHCI Host Controller. The system-speciﬁc policy can be established by BIOS initializing this register to a system-speciﬁc value. The system software uses the information in this register when enabling devices and ports for remote wake-up.

Table 29: PORTWAKECAP - Port Wake Capability register (address 62h) bit description

Legend: * reset value

Bit Symbol Access Value Description

15 to 0 PORTWAKECAP

8.2.3 Power management registers

Table 30: Power Management registers

Offset Register

Value read from address 34h+ 0h Capability Identiﬁer (Cap_ID) Value read from address 34h+ 1h Next Item Pointer (Next_Item_Ptr) Value read from address 34h+ 2h Power Management Capabilities (PMC) Value read from address 34h+ 4h Power Management Control/Status (PMCSR) Value read from address 34h+ 6h Power Management Control/Status PCI-to-PCI Bridge

Value read from address 34h+ 7h Data

[15:0]

ISP1562

USB PCI Host Controller

R/W 0007h* Port Wake-Up Capability Mask: EHCI

does not implement this feature.

Support Extensions (PMCSR_BSE)

8.2.3.1 Cap_ID register

The Capability Identiﬁer (Cap_ID) register when read by the system software as 01h indicates that the data structure currently being pointed to is the PCI Power Management data structure. Each function of a PCI device may have only one item in its capability list with Cap_ID set to 01h. The bit description of the register is given in Table 31.

Table 31: Cap_ID - Capability Identiﬁer register bit description

Address: Value read from address 34h+ 0h Legend: * reset value

Bit Symbol Access Value Description 7 to 0 CAP_ID[7:0] R 01h* ID: This ﬁeld when 01h identiﬁes thelinked list item as

8.2.3.2 Next_Item_Ptr register

The Next Item Pointer (Next_Item_Ptr) register describes the location of the next item in the function’s capability list. The value given is an offset into the function’s PCI conﬁguration space. If the function does not implement any other capabilities deﬁned by the PCI-SIG for inclusion in the capabilities list, or if power management is the last item in the list, then this register must be set to 00h. See Table 32.

being PCI Power Management registers.

Product data sheet Rev. 01 — 14 July 2005 25 of 98

Page 26

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 32: Next_Item_Ptr - Next Item Pointer register bit description

Address: Value read from address 34h+ 1h Legend: * reset value

Bit Symbol Access Value Description

7 to 0 NEXT_ITEM_

PTR[7:0]

R 00h* Next Item Pointer: This ﬁeld provides an offset into

the function’s PCI conﬁguration space, pointing to the location of thenext item in the function’s capability list. If there are no additional items in the capabilities list, this register is set to 00h.

8.2.3.3 PMC register

The Power Management Capabilities (PMC) register is a 2 B register, and the bit allocation is given in Table 33. This register provides information on the capabilities of the function related to power management.

Table 33: PMC - Power Management Capabilities register bit allocation

Address: Value read from address 34h+ 2h

Bit 15 14 13 12 11 10 9 8 Symbol PME_S[4:0] D2_S D1_S AUX_C Reset 11X Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol AUX_C[1:0] DSI reserved PMI VER[2:0] Reset 10000010 Access RRRRRRRR

[1]

[1] X is 0 for OHCI1 and OHCI2; X is 1 for EHCI.

Table 34: PMC - Power Management Capabilities register bit description

Address: Value read from address 34h+ 2h

Bit Symbol Description

15 to 11 PME_S

[4:0]

10 D2_S D2_Support: If this bit is logic 1, this function supports the D2 Power

9 D1_S D1_Support: If this bit is logic 1, this function supports the D1 Power

PME_Support: These bits indicate the power states in which the function may assert PME#. Logic 0 for any bit indicates that the function is not capable of asserting the PME# signal while in that power state.

PME_S[0] — PME# can be asserted from D0 PME_S[1] — PME# can be asserted from D1 PME_S[2] — PME# can be asserted from D2 PME_S[3] — PME# can be asserted from D3 PME_S[4] — PME# can be asserted from D3

Management State. Functions that do not support D2 must always return logic 0 for this bit.

Management State. Functions that do not support D1 must always return logic 0 for this bit.

hot cold

Product data sheet Rev. 01 — 14 July 2005 26 of 98

Page 27

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 34: PMC - Power Management Capabilities register bit description

…continued

Address: Value read from address 34h+ 2h

Bit Symbol Description

8 to 6 AUX_C

[2:0]

Aux_Current: This three-bit ﬁeld reports the V requirements for the PCI function.

If the Data register is implemented by this function:

aux(3V3)

auxiliary current

• A read from this ﬁeld needs to return a value of 000b.

• The Data register takes precedence over this ﬁeld for V

requirement reporting.

If the PME# generation from D3 (PMC[15] = 0), this ﬁeld must return a value of 000b when read.

For functions that support PME# from D3 register,the bit assignments corresponding to the maximum current required for V

111b — 375 mA 110b — 320 mA 101b — 270 mA 100b — 220 mA 011b — 160 mA 010b — 100 mA 001b — 55 mA 000b — 0 (self powered).

5 DSI Device Speciﬁc Initialization: This bit indicates whether special

initialization of this function is required, beyond the standard PCI conﬁguration header, before the generic class device driver is able to use it.

This bit is not used by some operating systems. For example, Microsoft Windows and Windows NT do not use this bit to determine whether to use D3. Instead, it is determined using the capabilities of the driver.

Logic 1 indicates that the function requires a device-speciﬁc initialization

sequence, following transition to D0 un-initialized state. 4 reserved 3 PMI PME Clock:

0 — Indicates that no PCI clock is required for the function to generate

PME#.

1 — Indicates that the function relies on the presence of the PCI clock for the

PME# operation.

Functions that do not support the PME# generation in any state must return

logic 0 for this ﬁeld. 2 to 0 VER[2:0] Version: A value of 010b indicates that this function complies with

aux(3V3)

are:

Power Management Interface Speciﬁcation Rev. 1.1

is not supported by the function

cold

and do not implement the Data

cold

aux(3V3)

current

PCI Bus

8.2.3.4 PMCSR register

The Power Management Control/Status (PMCSR) register is a 2 B register used to manage the power management state of the PCI function, as well as to allow and monitor Power Management Events (PMEs). The bit allocation of the register is given in Table 35.

Product data sheet Rev. 01 — 14 July 2005 27 of 98

Page 28

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 35: PMCSR - Power Management Control/Status register bit allocation

Address: Value read from address 34h+ 4h

Bit 15 14 13 12 11 10 9 8 Symbol PMES DS[1:0] D_S[3:0] PMEE Reset X

[1]

000000X

Access R/W R R R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol reserved

[2]

PS[1:0]

Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

[1] Sticky bit, if the function supports PME# from D3

function does not support PME# from D3

[2] The reserved bits should always be written with the reset value.

cold

, then X is indeterminate at the time of initial operating system boot; X is 0 if the

cold

Table 36: PMCSR - Power Management Control/Status register bit description

Address: Value read from address 34h+ 4h

Bit Symbol Description

15 PMES PME Status: This bit is set when the function normally asserts the PME#

signal independent of the state of the PMEE bit. Writing logic 1 to this bit

clears it and causes the function to stop asserting PME#, if enabled. Writing

logic 0 has no effect. This bit defaults to logic 0, if the function does not

support the PME# generation from D3

generation from D3

the operating system each time the operating system is initially loaded. 14 to 13 DS[1:0] Data Scale: This two-bit read-only ﬁeld indicates the scaling factor when

interpreting the valueof the Data register.The value and meaning of this ﬁeld

vary, depending on which data value is selected by the D_S ﬁeld. This ﬁeld is

a required component of the Data register (offset 7) and must be

implemented, if the Data register is implemented. If the Data register is not

implemented, this ﬁeld must return 00b when PMCSR is read. 12 to 9 D_S

[3:0]

Data_Select: This four-bit ﬁeld selects the data that is reported through the

Data register and the D_S ﬁeld. This ﬁeld is a required component of the

Data register (offset 7) and must be implemented, if the Data register is

implemented. If the Data register is not implemented, this ﬁeld must return

00b when PMCSR is read.

. If the function supports the PME#

, then this bit is sticky and mustbe explicitly cleared by

cold

Product data sheet Rev. 01 — 14 July 2005 28 of 98

Page 29

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 36: PMCSR - Power Management Control/Status register bit description

Address: Value read from address 34h+ 4h

Bit Symbol Description

8 PMEE PME Enabled: Logic 1 allows the function to assert PME#. When it is

logic 0, PME# assertion is disabled. This bit defaultsto logic 0, if the function

does not support the PME# generation from D3

PME# from D3

operating system each time the operating system is initially loaded. 7 to 2 reserved 1 to 0 PS[1:0] Power State: This two-bit ﬁeld is used to determine the current power state

of the EHCI function and to set the function into a new power state. The

deﬁnition of the ﬁeld values is given as:

00b — D0

01b — D1

10b — D2

11b — D3

If the software attempts to write an unsupported, optional state to this ﬁeld,

the write operation must complete normally on the bus; however, the data is

discarded and no status change occurs.

8.2.3.5 PMCSR_BSE register

The PMCSR PCI-to-PCI Bridge Support Extensions(PMCSR_BSE) register supports PCI bridge-speciﬁc functionality and is required for all PCI-to-PCI bridges. The bit allocation of this register is given in Table 37.

hot

…continued

. If the function supports

, then this bit is sticky and must be explicitly cleared by the

cold

Table 37: PMCSR_BSE - PMCSR PCI-to-PCI Bridge Support Extensions register bit allocation

Address: Value read from address 34h+ 6h

Bit 7 6 5 4 3 2 1 0 Symbol BPCC_EN B2_B3# reserved Reset 00000000 Access RRRRRRRR

Product data sheet Rev. 01 — 14 July 2005 29 of 98

Page 30

Philips Semiconductors

Table 38: PMCSR_BSE - PMCSR PCI-to-PCI Bridge Support Extensions register bit

Address: Value read from address 34h+ 6h

Bit Symbol Description

7 BPCC_EN Bus Power/Clock Control Enable:

6 B2_B3#

5 to 0 reserved -

description

ISP1562

USB PCI Host Controller

1 — Indicates that the bus power or clock control mechanism as deﬁned in

Table 39 is enabled

0 — Indicates that the bus or power control policies as deﬁned in are disabled.

When the Bus Power or Clock Control mechanism is disabled, the bridge’s PMCSR Power State (PS) ﬁeld cannot be used by the system software to control the power or clock of the bridge’s secondary bus.

B2/B3 support for D3

to occur as a direct result of programming the function to D3 1 — Indicates that when the bridge function is programmed to D3

secondary bus’s PCI clock will be stopped (B2). 0 — Indicates that when the bridge function is programmed to D3

secondary bus will have its power removed (B3). This bit is only meaningful if bit 7 (BPCC_EN) is logic 1.

: The state of this bit determines the action that is

hot

Table 39

hot

, its

Table 39: PCI bus power and clock control

Originatingdevice’s bridge PM state

D0 B0 none D1 B1 none D2 B2 clock stopped on secondary bus D3

hot

cold

8.2.3.6 Data register

The Data register is an optional, 1 B register that provides a mechanism for the function to report state dependent operating data, such as power consumed or heat dissipated.

Table 40 shows the bit description of the register.

Table 40: Data register bit description

Address: Value read from address 34h+ 7h Legend: * reset value

Bit Symbol Access Value Description 7 to 0 DATA[7:0] R 00h* DA TA: This register is used to report the state dependent

Secondary bus PM state

B2, B3 clock stopped and PCI VCC removed from secondary

B3 none

Resultant actions by bridge (either direct or indirect)

bus (B3 only); for deﬁnition of B2_B3#, see

data requested by the D_S ﬁeld of the PMCSR register. The value of this register is scaled by the value reported by the DS ﬁeld of the PMCSR register.

Table 38.

Product data sheet Rev. 01 — 14 July 2005 30 of 98

Page 31

Philips Semiconductors

9. I2C-bus interface

A simple I2C-bus interface is provided in the ISP1562 to read customized vendor ID, product ID and some other conﬁguration bits from an external EEPROM.

The I2C-bus interface is for bidirectional communication between ICs using two serial bus wires: SDA (data) and SCL (clock). Both lines are driven by open-drain circuits and must be connected to the positive supply voltage through pull-up resistors when in use; otherwise, they must be connected to ground.

9.1 Protocol

The I2C-bus protocol deﬁnes the following conditions:

• Bus free: both SDA and SCL are HIGH

• START: a HIGH-to-LOW transition on SDA, while SCL is HIGH

• STOP: a LOW-to-HIGH transition on SDA, while SCL is HIGH

• Data valid: after a START condition, data on SDA is stable during the HIGH period of

SCL; data on SDA may only change while SCL is LOW.

ISP1562

USB PCI Host Controller

Each device on the I2C-bus has a unique slave address,which the master uses to select a device for access.

The master starts a data transfer using a START condition and ends it by generating a STOP condition. Transfers can only be initiated when the bus is free. The receiver must acknowledge each byte by using a LOW level on SDA during the ninth clock pulse on SCL.

For detailed information, refer to

The I2C-bus Speciﬁcation, Version 2.1

9.2 Hardware connections

The ISP1562 can be connected to an external EEPROM through the I2C-bus interface. The hardware connections are shown in Figure 5.

SCL SDA

ISP1562

USB HOST

aux(3V3)

C-bus

aux(3V3)

SCL SDA

24C01

EEPROM

equivalent

A0 A1 A2

004aaa509

Fig 5. EEPROM connection diagram.

Product data sheet Rev. 01 — 14 July 2005 31 of 98

Page 32

Philips Semiconductors

The slave address that the ISP1562 uses to access the EEPROM is 1010000b. Page mode addressing is not supported. Therefore, pins A0, A1 and A2 of the EEPROM must be connected to ground (logic 0).

9.3 Information loading from EEPROM

Figure 6 shows the content of the EEPROM memory. If the EEPROM is not present, the

default values of Device ID, Vendor ID, subsystem VID and subsystem DID assigned to Philips Semiconductors by PCI-SIG will be loaded. For default values, see Table 3.

ISP1562

USB PCI Host Controller

address

L = LOW; H = HIGH.

Fig 6. Information loading from EEPROM.

10. Power management

004aaa124

subsystem vendor ID (L)

subsystem vendor ID (H)

subsystem device ID (L) - OHCI

subsystem device ID (H) - OHCI

subsystem device ID (L) - EHCI

subsystem device ID (H) - EHCI

reserved - FFh

signature

15h - loads subsystem vendor ID, device ID 1Ah - loads default values defined by Philips Semiconductors

10.1 PCI bus power states

The PCI bus can be characterized by one of the four power management states: B0, B1, B2 and B3.

B0 state (PCI clock = 33 MHz, PCI bus power = on) — This corresponds to the bus being fully operational.

B1 state (PCI clock = intermittent clock operation mode, PCI bus power = on) —

When a PCI bus is in B1, PCI VCC is still applied to all devices on the bus. No bus transactions, however, are allowed to take place on the bus. The B1 state indicates a perpetual idle state on the PCI bus.

B2 state (PCI clock = stop, PCI bus power = on) — PCI VCC is still applied on the bus, but the clock is stopped and held in the LOW state.

B3 state (PCI clock = stop, PCI bus power = off) — PCI VCC is removed from all devices on the PCI bus segment.

Product data sheet Rev. 01 — 14 July 2005 32 of 98

Page 33

Philips Semiconductors

10.2 USB bus states

Reset state — When the USB bus is in the reset state, the USB system is stopped. Operational state — When the USB bus is in the active state, the USB system is

operating normally. Suspend state — When the USB bus is in the suspend state, the USB system is

stopped. Resume state — When the USB bus is in the resume state, the USB system is operating

normally.

11. USB Host Controller registers

Each Host Controller contains a set of on-chip operational registers that are mapped to un-cached memory of the system addressable space. This memory space must begin on a DWord (32-bit) boundary.The size of the allocated space is deﬁned bythe initial valuein the Base Address register 0. HCDs must interact with these registers to implement USB functionality.

ISP1562

USB PCI Host Controller

After the PCI enumeration driver ﬁnishes the PCI device conﬁguration, the new base address of these memory-mapped operational registers is deﬁned in BAR 0. The HCD can access these registers by using the address of base address value + offset.

Table 41 contains a list of Host Controller registers.

Table 41: USB Host Controller registers

Address OHCI register Reset value

Func0 OHCI1 (1P)

00h HcRevision 0000 0010h 0000 0010h CAPLENGTH/HCIVERSION 0100 0020h 04h HcControl 0000 0000h 0000 0000h HCSPARAMS 0000 2192h 08h HcCommandStatus 0000 0000h 0000 0000h HCCPARAMS 0000 0012h

0Ch HcInterruptStatus 0000 0000h 0000 0000h HCSP-PORTROUTE1[31:0] 0000 0010h

10h HcInterruptEnable 0000 0000h 0000 0000h HCSP-PORTROUTE2[59:32] 0000 0000h 14h HcInterruptDisable 0000 0000h 0000 0000h reserved 18h HcHCCA 0000 0000h 0000 0000h reserved -

1Ch HcPeriodCurrentED 0000 0000h 0000 0000h reserved -

20h HcControlHeadED 0000 0000h 0000 0000h USBCMD 0008 0000h 24h HcControlCurrentED 0000 0000h 0000 0000h USBSTS 0000 1000h 28h HcBulkHeadED 0000 0000h 0000 0000h USBINTR 0000 0000h

2Ch HcBulkCurrentED 0000 0000h 0000 0000h FRINDEX 0000 0000h

30h HcDoneHead 0000 0000h 0000 0000h reserved 34h HcFmInterval 0000 2EDFh 0000 2EDFh PERIODICLISTBASE 0000 0000h 38h HcFmRemaining 0000 0000h 0000 0000h ASYNCLISTADDR 0000 0000h

3Ch HcFmNumber 0000 0000h 0000 0000h reserved -

40h HcPeriodicStart 0000 0000h 0000 0000h reserved 44h HcLSThreshold 0000 0628h 0000 0628h reserved 48h HcRhDescriptorA FF00 0901h FF00 0901h reserved -

[1]

Func1 OHCI2 (1P)

EHCI register Reset value

Func2 EHCI (2P)

[1]

Product data sheet Rev. 01 — 14 July 2005 33 of 98

Page 34

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 41: USB Host Controller registers

Address OHCI register Reset value

Func0 OHCI1 (1P)

4Ch HcRhDescriptorB 0002 0000h 0002 0000h reserved -

50h HcRhStatus 0000 0000h 0000 0000h reserved 54h HcRhPortStatus[1] 0000 0000h 0000 0000h reserved 58h HcRhPortStatus[2] - - reserved -

5Ch reserved - - reserved -

60h reserved - - CONFIGFLAG 0000 0000h 64h reserved - - PORTSC1 0000 0000h 68h reserved - - PORTSC2 0000 0000h

6Ch reserved - - reserved -

70h reserved - - reserved -

[1] Reset values that are highlighted—for example, 0—are the ISP1562 implementation-speciﬁc reset values; and reset valuesthat are not

highlighted—for example, 0—are compliant with OHCI and EHCI speciﬁcations.

…continued

[1]

Func1 OHCI2 (1P)

EHCI register Reset value

Func2 EHCI (2P)

[1]

For the OHCI Host Controller, there are only operational registers for the USB operation. For the Enhanced Host Controller, there are two types of registers: one set of read-only

capability registers and one set of read and write operational registers.

11.1 OHCI USB Host Controller operational registers

OHCI HCDs need to communicate with these registers to implement USB data transfers. Based on their functions, these registers are classiﬁed into four partitions:

• Control and Status

• Memory Pointer

• Frame Counter

• Root Hub.

11.1.1 HcRevision register

Table 42: HcRevision - Host Controller Revision register bit allocation

Address: Value read from func0 or func1 of address 10h+ 00h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access RRRRRRRR Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access RRRRRRRR

Product data sheet Rev. 01 — 14 July 2005 34 of 98

Page 35

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol REV[7:0] Reset 00010000 Access RRRRRRRR

Table 43: HcRevision - Host Controller Revision register bit description

Address: Value read from func0 or func1 of address 10h+ 00h

Bit Symbol Description

31 to 8 reserved 7 to 0 REV[7:0] Revision: This read-only ﬁeld contains the BCD representation of the

version of the HCI speciﬁcation that is implemented by this Host Controller. For example, a value of 11h corresponds to version 1.1. All of the Host Controller implementations that are compliant with this speciﬁcation need to have a value of 10h.

11.1.2 HcControl register

This register deﬁnes the operating modes for the Host Controller. All the ﬁelds in this register, except for HCFS and RWC, are modiﬁed only by the HCD. The bit allocation is given in Table 44.

Table 44: HcControl - Host Controller Control register bit allocation

Address: Value read from func0 or func1 of address 10h+ 04h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol HCFS[1:0] BLE CLE IE PLE CBSR[1:0] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

RWE RWC IR

[1] The reserved bits should always be written with the reset value.

Product data sheet Rev. 01 — 14 July 2005 35 of 98

Page 36

Philips Semiconductors

Table 45: HcControl - Host Controller Control register bit description

Address: Value read from func0 or func1 of address 10h+ 04h

Bit Symbol Description

31 to 11 reserved 10 RWE RemoteWakeupEnable: This bit is used by the HCD to enable or disable

9RWCRemoteWakeupConnected: This bit indicates whether the Host

8IRInterruptRouting: This bit determines the routing of interrupts generated

7 to 6 HCFS

5 BLE BulkListEnable: This bit is set to enable the processing of the bulk list in

[1:0]

ISP1562

USB PCI Host Controller

the remote wake-up feature on detecting upstream resume signaling. When this bit and RD (bit 3) in the HcInterruptStatus register are set, a remote wake-up is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.

Controller supports remote wake-up signaling. If remote wake-up is supported and used by the system, it is the responsibility of the system ﬁrmware to set this bit during POST. The Host Controller clears the bit on a hardware reset but does not alter it on a software reset. Remote wake-up signaling of the host system is host-bus-speciﬁc and is not described in this speciﬁcation.

by events registered in HcInterruptStatus. If clear, all interrupts are routed to the normal host bus interrupt mechanism. If set, interrupts are routed to the System Management Interrupt. The HCD clears this bit on a hardware reset, but it does not alter this bit on a software reset. The HCD uses this bit as a tag to indicate the ownership of the Host Controller.

HostControllerFunctionalState for USB: 00b — USBRESET 01b — USBRESUME 10b — USBOPERATIONAL 11b — USBSUSPEND.

A transition to USBOPERATIONAL from another state causes SOF generation to begin 1 ms later. The HCD may determine whether the Host Controller has begun sending SOFs by reading SF (bit 2) in HcInterruptStatus.

This ﬁeld may be changed by the Host Controller only when in the USBSUSPEND state. The Host Controller may move from the USBSUSPEND state to the USBRESUME state after detecting the resume signaling from a downstream port.

The Host Controller enters USBSUSPEND after a software reset; it enters USBRESET after a hardware reset. The latter also resets the Root Hub and asserts subsequent reset signaling to downstream ports.

the next frame. If cleared by the HCD, processing of the bulk list does not occur after the next SOF. The Host Controller checks this bit whenever it wants to process the list. When disabled, the HCD may modify the list. If HcBulkCurrentED is pointing to an Endpoint Descriptor (ED) to be removed, the HCD must advance the pointer by updating HcBulkCurrentED before re-enabling processing of the list.

Product data sheet Rev. 01 — 14 July 2005 36 of 98

Page 37

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 45: HcControl - Host Controller Control register bit description

Address: Value read from func0 or func1 of address 10h+ 04h

Bit Symbol Description

4 CLE ControlListEnable: This bit is set to enable the processing of the control

list in the next frame. If cleared by the HCD, processing of the control list does not occur after the next SOF. The Host Controller must check this bit wheneverit wants to process the list. When disabled, the HCD may modify the list. If HcControlCurrentED is pointing to an ED to be removed, the HCD must advance the pointer by updating HcControlCurrentED before re-enabling processing of the list.

3IEIsochronousEnable: This bit is used by the HCD to enable or disable

processing of isochronous EDs. While processing the periodic list in a frame, the Host Controller checks the status of this bit when it ﬁnds an isochronous ED (F = 1). If set (enabled), the Host Controller continues processing the EDs. If cleared (disabled), the Host Controller halts processing of the periodic list—which now contains only isochronous EDs—and begins processing the bulk or control lists. Setting this bit is guaranteed to take effect in the next frame and not the current frame.

2 PLE PeriodicListEnable: This bit is set to enable the processing of the

periodic list in the next frame. If cleared by the HCD, processing of the periodic list does not occur after the next SOF. The Host Controller must check this bit before it starts processing the list.

1 to 0 CBSR

[1:0]

ControlBulkServiceRatio: This speciﬁes the service ratio of control EDs over bulk EDs. Before processing any of the nonperiodic lists, the Host Controller must compare the ratio speciﬁed with its internal count on how many nonempty control EDs are processed, in determining whether to continue serving another control ED or switchingto bulk EDs. The internal count must be retained when crossing the frame boundary. After a reset, the HCD is responsible to restore this value.

00b — 1 : 1 01b — 2 : 1 10b — 3 : 1 11b — 4 : 1.

…continued

11.1.3 HcCommandStatus register

The HcCommandStatus register is used by the Host Controller to receive commands issued by the HCD. It also reﬂects the current status of the Host Controller. To the HCD, it appears as a ‘write to set’ register. The Host Controller must ensure that bits written as logic 1 become set in the register while bits written as logic 0 remain unchanged in the register. The HCD may issue multiple distinct commands to the Host Controller without concern for corrupting previouslyissued commands. The HCD has normal read access to all bits.

The SOC[1:0] ﬁeld (bits 17 and 16 in the HcCommandStatus register) indicates the number of frames with which the Host Controller has detected the scheduling overrun error. This occurs when the periodic list does not complete before EOF. When a scheduling overrun error is detected, the Host Controller increments the counter and sets SO (bit 0 in the HcInterruptStatus register).

Table 46 shows the bit allocation of the HcCommandStatus register.

Product data sheet Rev. 01 — 14 July 2005 37 of 98

Page 38

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 46: HcCommandStatus - Host Controller Command Status register bit allocation

Address: Value read from func0 or func1 of address 10h+ 08h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

SOC[1:0]

[1]

OCR BLF CLF HCR

[1] The reserved bits should always be written with the reset value.

Table 47: HcCommandStatus - Host Controller Command Status register bit description

Address: Value read from func0 or func1 of address 10h+ 08h

Bit Symbol Description

31 to 18 reserved 17 to 16 SOC[1:0] SchedulingOverrunCount: The bit is incremented on each scheduling

overrun error. It is initialized to 00b and wraps around at 11b. It must be incremented when a scheduling overrun is detected, even if SO (bit 0 in HcInterruptStatus) is already set. This is used by the HCD to monitor any

persistent scheduling problems. 15 to 4 reserved 3 OCR OwnershipChangeRequest: This bit is set by an OS HCD to request a

change of control of the Host Controller. When set, the Host Controller

must set OC (bit 30 in HcInterruptStatus). After the changeover,this bit is

cleared and remains so until the next request from the OS HCD.

Product data sheet Rev. 01 — 14 July 2005 38 of 98

Page 39

Philips Semiconductors

Table 47: HcCommandStatus - Host Controller Command Status register bit

Bit Symbol Description

2 BLF BulkListFilled: This bit is used to indicate whether there are any

1 CLF ControlListFilled: This bit is used to indicate whether there are any TDs

0 HCR HostControllerReset: This bit is set by the HCD to initiate a software

description

ISP1562

USB PCI Host Controller

…continued

Transfer Descriptors (TDs) on the bulk list. It is set by the HCD whenever

it adds a TD to an ED in the bulk list. When the Host Controller begins to

process the head of the bulk list, it checks Bulk-Filled (BF). If BLF is

logic 0, the Host Controller does not need to process the bulk list. If BLF

is logic 1, the Host Controller needs to start processing the bulk list and

set BF to logic 0. If the Host Controller ﬁnds a TD on the list, then the

Host Controller needs to set BLF to logic 1, causing the bulk list

processing to continue. If no TD is found on the bulk list, and if the HCD

does not set BLF, then BLF is still logic 0 when the Host Controller

completes processing the bulk list and the bulk list processing stops.

on the control list. It is set by the HCD wheneverit adds a TD to an ED in

the control list.

When the Host Controller begins to process the head of the control list, it

checks CLF. If CLF is logic 0, the Host Controller does not need to

process the control list. If Control-Filled (CF) is logic 1, the Host

Controller needs to start processing the control list and set CLF to

logic 0. If the Host Controller ﬁnds a TD on the list, then the Host

Controller needs to set CLF to logic 1, causing the control list processing

to continue. If no TD is found on the control list, and if the HCD does not

set CLF, then CLF is still logic 0 when the Host Controller completes

processing the control list and the control list processing stops.

reset of theHost Controller. Regardless of the functional stateof the Host

Controller, it moves to the USBSUSPEND state in which most of the

operational registers are reset, except those stated otherwise; for

example, IR (bit 8) in the HcControl register, and no host bus accesses

are allowed. This bit is cleared by the Host Controller on completing the

reset operation. The reset operation must be completed within 10 µs.

This bit, when set, should not cause a reset to the Root Hub and no

subsequent reset signaling should be asserted to its downstream ports.

11.1.4 HcInterruptStatus register

This is a 4 B register that provides the status of the events that cause hardware interrupts. The bit allocation of the register is given in Table 48. When an event occurs, the Host Controller sets the corresponding bit in this register. When a bit becomes set, a hardware interrupt is generated, if the interrupt is enabled in the HcInterruptEnable register (see

Table 50) and the MIE (MasterInterruptEnable) bit is set. The HCD may clear speciﬁc bits

in this register by writing logic 1 to the bit positions to be cleared. The HCD may not set any of these bits. The Host Controller does not clear the bit.

Table 48: HcInterruptStatus - Host Controller Interrupt Status register bit allocation

Address: Value read from func0 or func1 of address 10h+ 0Ch

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

Product data sheet Rev. 01 — 14 July 2005 39 of 98

[1]

OC reserved

[1]

Page 40

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0

[1]

Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

RHSC FNO UE RD SF WDH SO

Table 49: HcInterruptStatus - Host Controller Interrupt Status register bit description

Address: Value read from func0 or func1 of address 10h+ 0Ch

Bit Symbol Description

31 reserved 30 OC OwnershipChange: This bit is set by the Host Controller when HCD sets

OCR (bit 3) in the HcCommandStatus register. This event, when unmasked, will always immediately generate a System Management Interrupt (SMI). This bit is forced to logic 0 when the SMI# pin is not

implemented. 29 to 7 reserved 6 RHSC RootHubStatusChange: This bit is set when the content of HcRhStatus or

the content of any of HcRhPortStatus[NumberofDownstreamPort] has

changed. 5 FNO FrameNumberOverﬂow: This bit is set when the MSB of HcFmNumber

(bit 15) changes value, or after the HccaFrameNumber is updated. 4UE UnrecoverableError: This bit is set when the Host Controller detects a

system error not related to USB. The Host Controller should not proceed

with any processing nor signaling before the system error is corrected. The

HCD clears this bit after the Host Controller is reset. 3RD ResumeDetected: This bit is set when the Host Controller detects that a

device on the USB is asserting resume signaling. This bit is set by the

transition from no resume signaling to resume signaling. This bit is not set

when the HCD sets the USBRESUME state. 2SF Start-of-Frame: At the start of each frame, this bit is set by the Host

Controller and an SOF token is generated at the same time. 1 WDH WritebackDoneHead: This bit is immediately set after the Host Controller

has written HcDoneHead to HccaDoneHead. Further, updates of

HccaDoneHead occur only after this bit is cleared. The HCD should only

clear this bit after it has saved the content of HccaDoneHead. 0SO SchedulingOverrun: This bit is set when USB schedules for current frame

overruns and after the update of HccaFrameNumber. A scheduling overrun

increments the SOC[1:0] ﬁeld (bits 17 to 16 of HcCommandStatus).

[1]

Product data sheet Rev. 01 — 14 July 2005 40 of 98

Page 41

Philips Semiconductors

ISP1562

USB PCI Host Controller

11.1.5 HcInterruptEnable register

Each enable bit in the HcInterruptEnable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptEnable register is used to control which events generate a hardware interrupt. A hardware interrupt is requested on the host bus if the following conditions occur:

• A bit is set in the HcInterruptStatus register.

• The corresponding bit in the HcInterruptEnable register is set.

• The MIE (MasterInterruptEnable) bit is set.

Writing logic 1 to a bit in this register sets the corresponding bit, whereas writing logic 0 to a bit in this register leaves the corresponding bit unchanged. On a read, the current value of this register is returned. The bit allocation is given in Table 50.

Table 50: HcInterruptEnable - Host Controller Interrupt Enable register bit allocation

Address: Value read from func0 or func1 of address 10h+ 10h

Bit 31 30 29 28 27 26 25 24 Symbol MIE OC reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0

[1]

Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

RHSC FNO UE RD SF WDH SO

[1]

[1] The reserved bits should always be written with the reset value.

Table 51: HcInterruptEnable - Host Controller Interrupt Enable register bit description

Address: Value read from func0 or func1 of address 10h+ 10h

Bit Symbol Description 31 MIE Master Interrupt Enable:

0 — Ignore 1 — Enables interrupt generation by events speciﬁed in other bits of this

30 OC Ownership Change:

0 — Ignore 1 — Enables interrupt generation because of Ownership Change.

29 to 7 reserved -

Product data sheet Rev. 01 — 14 July 2005 41 of 98

Page 42

Philips Semiconductors

Table 51: HcInterruptEnable - Host Controller Interrupt Enable register bit

Bit Symbol Description

6 RHSC Root Hub Status Change:

5 FNO Frame Number Overﬂow:

4UE Unrecoverable Error:

3RD Resume Detect:

2SF Start-of-Frame:

1 WDH HcDoneHead Writeback:

0SO Scheduling Overrun:

description

ISP1562

USB PCI Host Controller

…continued

0 — Ignore 1 — Enables interrupt generation because of Root Hub Status Change.

0 — Ignore 1 — Enables interrupt generation because of Frame Number Overﬂow.

0 — Ignore 1 — Enables interrupt generation because of Unrecoverable Error.

0 — Ignore 1 — Enables interrupt generation because of Resume Detect.

0 — Ignore 1 — Enables interrupt generation because of Start-of-Frame.

0 — Ignore 1 — Enables interrupt generation because of HcDoneHead Writeback.

0 — Ignore 1 — Enables interrupt generation because of Scheduling Overrun.

11.1.6 HcInterruptDisable register

Each disable bit in the HcInterruptDisable register corresponds to an associated interrupt bit in the HcInterruptStatus register. The HcInterruptDisable register is coupled with the HcInterruptEnable register. Therefore, writing logic 1 to a bit in this register clears the corresponding bit in the HcInterruptEnable register, whereas writing logic 0 to a bit in this register leaves the corresponding bit in the HcInterruptEnable register unchanged. On a read, the current value of the HcInterruptEnable register is returned.

The register contains 4 B, and the bit allocation is given in Table 52.

Table 52: HcInterruptDisable - Host Controller Interrupt Disable register bit allocation

Address: Value read from func0 or func1 of address 10h+ 14h

[1]

Product data sheet Rev. 01 — 14 July 2005 42 of 98

Page 43

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0

[1]

Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

RHSC FNO UE RD SF WDH SO

Table 53: HcInterruptDisable - Host Controller Interrupt Disable register bit description

Address: Value read from func0 or func1 of address 10h+ 14h

Bit Symbol Description 31 MIE Master Interrupt Enable:

0 — Ignore 1 — Disables interrupt generation because of events speciﬁed in other

bits of this register. This ﬁeld is set after a hardware or software reset. Interrupts are

disabled.

30 OC Ownership Change:

0 — Ignore 1 — Disables interrupt generation because of Ownership Change.

29 to 7 reserved 6 RHSC Root Hub Status Change:

0 — Ignore 1 — Disables interrupt generation because of Root Hub Status Change.

5 FNO Frame Number Overﬂow:

0 — Ignore 1 — Disables interrupt generation because of Frame Number Overﬂow.

4UE Unrecoverable Error:

0 — Ignore 1 — Disables interrupt generation because of Unrecoverable Error.

3RD Resume Detect:

0 — Ignore 1 — Disables interrupt generation because of Resume Detect.

2SF Start-of-Frame:

0 — Ignore 1 — Disables interrupt generation because of Start-of-Frame.

1 WDH HcDoneHead Writeback:

0 — Ignore 1 — Disables interrupt generation because of HcDoneHead Writeback.

0SO Scheduling Overrun:

0 — Ignore 1 — Disables interrupt generation because of Scheduling Overrun.

[1]

Product data sheet Rev. 01 — 14 July 2005 43 of 98

Page 44

Philips Semiconductors

ISP1562

USB PCI Host Controller

11.1.7 HcHCCA register

The HcHCCA register contains the physical address of the Host Controller Communication Area (HCCA). The bit allocation is given in Table 54. The HCD determines the alignment restrictions by writing all 1s to HcHCCA and reading the content of HcHCCA. The alignment is evaluated by examining the number of zeroes in the lower order bits. The minimum alignment is 256 B; therefore, bits 0 through 7 will always return logic 0 when read. This area is used to hold the control structures and the interrupt table that are accessed by both the Host Controller and the HCD.

Table 54: HcHCCA - Host Controller Communication Area register bit allocation

Address: Value read from func0 or func1 of address 10h+ 18h

Bit 31 30 29 28 27 26 25 24 Symbol HCCA[23:16] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol HCCA[15:8] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol HCCA[7:0] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

[1] The reserved bits should always be written with the reset value.

Table 55: HcHCCA - Host Controller Communication Area register bit description

Address: Value read from func0 or func1 of address 10h+ 18h

Bit Symbol Description

31 to 8 HCCA[23:0] Host Controller Communication Area Base Address: This is the

base address of the HCCA.

7 to 0 reserved -

11.1.8 HcPeriodCurrentED register

The HcPeriodCurrentED register contains the physical address of the current isochronous or interrupt ED. Table 56 shows the bit allocation of the register.

Table 56: HcPeriodCurrentED - Host Controller Period Current Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h+ 1Ch

Bit 31 30 29 28 27 26 25 24 Symbol PCED[27:20] Reset 00000000 Access RRRRRRRR

Product data sheet Rev. 01 — 14 July 2005 44 of 98

Page 45

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 23 22 21 20 19 18 17 16 Symbol PCED[19:12] Reset 00000000 Access RRRRRRRR Bit 15 14 13 12 11 10 9 8 Symbol PCED[11:4] Reset 00000000 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol PCED[3:0] reserved Reset 00000000 Access RRRRRRRR

Table 57: HcPeriodCurrentED - Host Controller PeriodCurrent Endpoint Descriptor register

bit description

Address: Value read from func0 or func1 of address 10h+ 1Ch

Bit Symbol Description

31 to 4 PCED[27:0] PeriodCurrentED: This is used by the Host Controller to point to the

head of one of the periodic lists that must be processed in the current frame. The content of this register is updated by the Host Controller after a periodic ED is processed. The HCD may read the content in determining which ED is being processed at the time of reading.

3 to 0 reserved -

11.1.9 HcControlHeadED register

The HcControlHeadED register contains the physical address of the ﬁrst ED of the control list. The bit allocation is given in Table 58.

Table 58: HcControlHeadED - Host Controller Control Head Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h+ 20h

Bit 31 30 29 28 27 26 25 24 Symbol CHED[27:20] Reset 00000000 Access RRRRRRRR Bit 23 22 21 20 19 18 17 16 Symbol CHED[19:12] Reset 00000000 Access RRRRRRRR Bit 15 14 13 12 11 10 9 8 Symbol CHED[11:4] Reset 00000000 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol CHED[3:0] reserved Reset 00000000 Access RRRRRRRR

Product data sheet Rev. 01 — 14 July 2005 45 of 98

Page 46

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 59: HcControlHeadED - Host Controller Control Head Endpoint Descriptor register bit

description

Address: Value read from func0 or func1 of address 10h+ 20h

Bit Symbol Description

31 to 4 CHED[27:0] ControlHeadED: The Host Controller traverses the control list, starting

with the HcControlHeadED pointer. The content is loaded from HCCA during the initialization of the Host Controller.

3 to 0 reserved -

11.1.10 HcControlCurrentED register

The HcControlCurrentED register contains the physical address of the current ED of the control list. The bit allocation is given in Table 60.

Table 60: HcControlCurrentED - Host Controller Control Current Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h+ 24h

Bit 31 30 29 28 27 26 25 24 Symbol CCED[27:20] Reset 00000000 Access RRRRRRRR Bit 23 22 21 20 19 18 17 16 Symbol CCED[19:12] Reset 00000000 Access RRRRRRRR Bit 15 14 13 12 11 10 9 8 Symbol CCED[11:4] Reset 00000000 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol CCED[3:0] reserved Reset 00000000 Access RRRRRRRR

Table 61: HcControlCurrentED - Host Controller Control Current Endpoint Descriptor

Address: Value read from func0 or func1 of address 10h+ 24h

Bit Symbol Description

31 to 4 CCED[27:0] ControlCurrentED: This pointer is advanced to the next ED after serving

the present. The Host Controller must continue processing the list from where it leftoff in the last frame. When it reaches the end of the control list, the Host Controller checks CLF (bit 1 of HcCommandStatus). If set, it copies the content of HcControlHeadED to HcControlCurrentED and clears the bit. If not set, it does nothing. The HCD is allowed to modify this register only when CLE (bit 4 in the HcControl register) is cleared. When set, the HCD only reads the instantaneous value of this register. Initially, this is set to logic 0 to indicate the end of the control list.

3 to 0 reserved -

Product data sheet Rev. 01 — 14 July 2005 46 of 98

Page 47

Philips Semiconductors

ISP1562

USB PCI Host Controller

11.1.11 HcBulkHeadED register

This register (see Table 62) contains the physical address of the ﬁrst ED of the bulk list.

Table 62: HcBulkHeadED - Host Controller Bulk Head Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h+ 28h

Bit 31 30 29 28 27 26 25 24 Symbol BHED[27:20] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol BHED[19:12] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol BHED[11:4] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol BHED[3:0] reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

[1] The reserved bits should always be written with the reset value.

Table 63: HcBulkHeadED - Host Controller Bulk Head Endpoint Descriptor register bit

description

Address: Value read from func0 or func1 of address 10h+ 28h

Bit Symbol Description

31 to 4 BHED[27:0] BulkHeadED: The Host Controller traversesthe bulk list starting with

the HcBulkHeadED pointer. The content is loaded from HCCA during the initialization of the Host Controller.

3 to 0 reserved -

11.1.12 HcBulkCurrentED register

This register contains the physical address of the current endpoint of the bulk list. The endpoints are ordered according to their insertion to the list because the bulk list must be served in a round-robin fashion. The bit allocation is given in Table 64.

Table 64: HcBulkCurrentED - Host Controller Bulk Current Endpoint Descriptor register bit allocation

Address: Value read from func0 or func1 of address 10h+ 2Ch

Bit 31 30 29 28 27 26 25 24 Symbol BCED[27:20] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

Product data sheet Rev. 01 — 14 July 2005 47 of 98

Page 48

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 23 22 21 20 19 18 17 16 Symbol BCED[19:12] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol BCED[11:4] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol BCED[3:0] reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

Table 65: HcBulkCurrentED - Host Controller Bulk Current Endpoint Descriptor register bit

description

Address: Value read from func0 or func1 of address 10h+ 2Ch

Bit Symbol Description

31 to 4 BCED[27:0] BulkCurrentED: This is advanced to the nextED after the Host Controller

has served the current ED. The Host Controller continues processing the list from where it left off in the last frame. When it reaches the end of the bulk list, the Host Controller checks CLF (bit 1 of HcCommandStatus). If the CLF bit is not set, nothing is done. If the CLF bit is set, it copies the content of HcBulkHeadED to HcBulkCurrentED and clears the CLF bit. The HCD can modify this register only when BLE (bit 5 in the HcControl register) is cleared. When HcControl is set, the HCD reads the instantaneous value of this register. This is initially set to logic 0 to indicate the end of the bulk list.

3 to 0 reserved -

[1]

11.1.13 HcDoneHead register

The HcDoneHead register contains the physical address of the last completed TD that was added to the Done queue. In normal operation, the HCD need not read this register because its content is periodically written to the HCCA. Table 66 contains the bit allocation of the register.

Table 66: HcDoneHead - Host Controller Done Head register bit allocation

Address: Value read from func0 or func1 of address 10h+ 30h

Bit 31 30 29 28 27 26 25 24 Symbol DH[27:20] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol DH[19:12] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

Product data sheet Rev. 01 — 14 July 2005 48 of 98

Page 49

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 15 14 13 12 11 10 9 8 Symbol DH[11:4] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol DH[3:0] reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

Table 67: HcDoneHead - Host Controller Done Head register bit description

Address: Value read from func0 or func1 of address 10h+ 30h

Bit Symbol Description

31 to 4 DH[27:0] DoneHead: When a TD is completed, the Host Controller writes the

content of HcDoneHead to the NextTD ﬁeld of the TD. The Host Controller then overwrites the content of HcDoneHead with the address of this TD. This is set to logic0 whenever the Host Controller writes the content of this register to HCCA.

3 to 0 reserved -

[1]

11.1.14 HcFmInterval register

This register contains a 14-bit value that indicates the bit time interval in a frame—that is, between two consecutive SOFs—and a 15-bit value indicating the full-speed maximum packet size that the Host Controller may transmit or receive, without causing a scheduling overrun. The HCD may carry out minor adjustment on FI (FrameInterval) by writing a new value over the present at each SOF. This provides the possibility for the Host Controller to synchronize with an external clocking resource and to adjust any unknown local clock offset. The bit allocation of the register is given in Table 68.

Table 68: HcFmInterval - Host Controller Frame Interval register bit allocation

Address: Value read from func0 or func1 of address 10h+ 34h

Bit 31 30 29 28 27 26 25 24 Symbol FIT FSMPS[14:8] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol FSMPS[7:0] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00101110 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

FI[13:8]

Product data sheet Rev. 01 — 14 July 2005 49 of 98

Page 50

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 7 6 5 4 3 2 1 0 Symbol FI[7:0] Reset 11011111 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

Table 69: HcFmInterval - Host Controller Frame Interval register bit description

Address: Value read from func0 or func1 of address 10h+ 34h

Bit Symbol Description

31 FIT FrameIntervalToggle: The HCD toggles this bit whenever it loads a

new value to FrameInterval.

30 to 16 FSMPS[14:0] FSLargestDataPacket: This ﬁeld speciﬁes the value that is loaded

into the largest data packet counter at the beginning of each frame. The counter value represents the largest amount of data in bits that can be sent or received by the Host Controller ina single transactionat any given time, without causing a scheduling overrun. The ﬁeld value

is calculated by the HCD. 15 to 14 reserved 13 to 0 FI[13:0] FrameInterval: This speciﬁes the interval between two consecutive

SOFs in bittimes. The nominalvalue is set to 11,999. The HCD should

store the current value of this ﬁeld before resetting the Host Controller

to reset this ﬁeld to its nominal value. The HCD can then restore the

stored value on completing the reset sequence.

11.1.15 HcFmRemaining register

This register is a 14-bit down counter showing the bit time remaining in the current frame.

Table 70 contains the bit allocation of this register.

Product data sheet Rev. 01 — 14 July 2005 50 of 98

Page 51

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 70: HcFmRemaining - Host Controller Frame Remaining register bit allocation

Address: Value read from func0 or func1 of address 10h+ 38h

Bit 31 30 29 28 27 26 25 24 Symbol FRT reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol FR[7:0] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

FR[13:8]

[1] The reserved bits should always be written with the reset value.

Table 71: HcFmRemaining - Host Controller Frame Remaining register bit description

Address: Value read from func0 or func1 of address 10h+ 38h

Bit Symbol Description

31 FRT FrameRemainingToggle: This bit is loaded from FIT (bit 31 of

HcFmInterval) whenever FR[13:0] reaches 0. This bit is used by the HCD for the synchronization between FI[13:0] (bits 13 to 0 of HcFmInterval) and

FR[13:0]. 30 to 14 reserved 13 to 0 FR[13:0] FrameRemaining: This counter is decremented at each bit time. When it

reaches 0, it is reset by loading the FI[13:0] valuespeciﬁed in HcFmInterval

at the nextbit time boundary.When entering the USBOPERATIONALstate,

the Host Controller reloads the content with FI[13:0] of HcFmInterval and

uses the updated value from the next SOF.

11.1.16 HcFmNumber register

This register is a 16-bit counter, and the bit allocation is given in Table 72. It provides a timing reference among events happening in the Host Controller and the HCD. The HCD may use the 16-bit value speciﬁed in this register and generate a 32-bit frame number, without requiring frequent access to the register.

Table 72: HcFmNumber - Host Controller Frame Number register bit allocation

Address: Value read from func0 or func1 of address 10h+ 3Ch

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

Product data sheet Rev. 01 — 14 July 2005 51 of 98

Page 52

Philips Semiconductors

ISP1562

USB PCI Host Controller

[1] The reserved bits should always be written with the reset value.

[1]

Table 73: HcFmNumber - Host Controller Frame Number register bit description

Address: Value read from func0 or func1 of address 10h+ 3Ch

Bit Symbol Description

31 to 14 reserved 13 to 0 FN[13:0] FrameNumber: Incremented when HcFmRemaining is reloaded. It

must be rolled over to 0h after FFFFh. Automatically incremented when entering the USBOPERATIONAL state. The content is written to HCCA after the Host Controller has incremented FrameNumber at each frame boundary and sent an SOF but before the Host Controller reads the ﬁrst ED in that frame. After writing to HCCA, the Host Controller sets SF (bit 2 in HcInterruptStatus).

[1]

FN[13:8]

11.1.17 HcPeriodicStart register

This register has a 14-bit programmable value that determines when is the earliest time for the Host Controller to start processing the periodic list. For bit allocation, see Table 74.

Table 74: HcPeriodicStart - Host Controller Periodic Start register bit allocation

Address: Value read from func0 or func1 of address 10h+ 40h

Product data sheet Rev. 01 — 14 July 2005 52 of 98

[1]

P_S[13:8]

Page 53

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 7 6 5 4 3 2 1 0 Symbol P_S[7:0] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

Table 75: HcPeriodicStart - Host Controller Periodic Start register bit description

Address: Value read from func0 or func1 of address 10h+ 40h

Bit Symbol Description

31 to 14 reserved 13 to 0 P_S[13:0] PeriodicStart: After a hardware reset, this ﬁeld is cleared. It is then set

by the HCD during the Host Controller initialization. The value is roughly calculated as 10 % of HcFmInterval. A typical value is 3E67h. When HcFmRemaining reaches the value speciﬁed, processing of the periodic lists have priority over control or bulk processing. The Host Controller, therefore, starts processing the interrupt list after completing the current control or bulk transaction that is in progress.

11.1.18 HcLSThreshold register

This register contains an 11-bit value used by the Host Controller to determine whether to commit to the transfer of a maximum of 8 B low-speed packet before EOF. Neither the Host Controller nor the HCD can change this value. For bit allocation, see Table 76.

Table 76: HcLSThreshold - Host Controller LS Threshold register bit allocation

Address: Value read from func0 or func1 of address 10h+ 44h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000110 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol LST[7:0] Reset 00101000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

LST[11:8]

[1] The reserved bits should always be written with the reset value.

Product data sheet Rev. 01 — 14 July 2005 53 of 98

Page 54

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 77: HcLSThreshold - Host Controller LS Threshold register bit description

Address: Value read from func0 or func1 of address 10h+ 44h

Bit Symbol Description

31 to 12 reserved 11 to 0 LST[11:0] LSThreshold: This ﬁeld contains a value that is compared to the FR[13:0]

ﬁeld, before initiating a low-speed transaction. The transaction is started only if FR ≥ this ﬁeld. The value is calculated by the HCD, considering the transmission and setup overhead.

11.1.19 HcRhDescriptorA register

This register is the ﬁrst of two registers describing the characteristics of the Root Hub. Reset values are implementation-speciﬁc.

Table 78 contains the bit allocation of the HcRhDescriptorA register.

Table 78: HcRhDescriptorA - Host Controller Root Hub Descriptor A register bit allocation

Address: Value read from func0 or func1 of address 10h+ 48h

Bit 31 30 29 28 27 26 25 24 Symbol POTPGT[7:0] Reset 11111111 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00001001 Access R/W R/W R/W R/W R/W R R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol NDP[7:0] Reset 00000001 Access RRRRRRRR

[1]

NOCP OCPM DT NPS PSM

[1]

[1] The reserved bits should always be written with the reset value.

Product data sheet Rev. 01 — 14 July 2005 54 of 98

Page 55

Philips Semiconductors

Table 79: HcRhDescriptorA - Host Controller Root Hub Descriptor A register bit

Address: Value read from func0 or func1 of address 10h+ 48h

Bit Symbol Description

31 to 24 POTPGT

23 to 13 reserved 12 NOCP NoOverCurrentProtection: This bit describes how the overcurrent status

11 OCPM OverCurrentProtectionMode: This bit describes how the overcurrent

10 DT DeviceType:This bit speciﬁes that the Root Hub is not a compound device.

9 NPS NoPowerSwitching: This bit is used to specify whether power switching is

8 PSM PowerSwitchingMode: This bit is used to specify how the power switching

7 to 0 NDP[7:0] NumberDownstreamPorts: These bits specify the number of downstream

description

[7:0]

ISP1562

USB PCI Host Controller

PowerOnToPowerGoodTime: This byte speciﬁes the duration the HCD

must wait before accessing a powered-on port of the Root Hub. It is

implementation-speciﬁc. The unit of time is 2 ms. The duration is calculated

as POTPGT x 2 ms.

for Root Hub ports are reported. When this bit is cleared, the OCPM bit

speciﬁes global or per-port reporting.

0 — Overcurrent status is collectively reported for all downstream ports

1 — No overcurrent protection supported.

status for Root Hub ports are reported. At reset, this ﬁelds reﬂects the same

mode as PowerSwitchingMode. This ﬁeld is valid only if the NOCP bit is

cleared.

0 — Overcurrent status is collectively reported for all downstream ports

1 — Overcurrent status is reported on a per-port basis.

The Root Hub is not permitted to be a compound device. This ﬁeld should

always read logic 0.

supported or ports are always powered. It is implementation-speciﬁc. When

this bit is cleared, the PSM bit speciﬁes global or per-port switching.

0 — Ports are power switched

1 — Ports are always powered on when the Host Controller is powered on.

of Root Hub ports is controlled. It is implementation-speciﬁc. This ﬁeld is

only valid if the NPS ﬁeld is cleared.

0 — All ports are powered at the same time

1 — Each port is individually powered. This mode allows port power to be

controlled by either the global switch or per-port switching. If the PPCM

(PortPowerControlMask) bit is set, the port responds only to port power

commands (Set/ClearPortPower). If the port mask is cleared, then the port

is controlled only by the global power switch (Set/ClearGlobalPower).

ports supported by the Root Hub. It is implementation-speciﬁc. The

minimum number of ports is 1. The maximum number of ports supported by

OHCI is 15.

11.1.20 HcRhDescriptorB register

The HcRhDescriptorB register is the second of two registers describing the characteristics of the Root Hub. The bit allocation is given in Table 80. These ﬁelds are written during initialization to correspond to the system implementation. Reset values are implementation-speciﬁc.

Product data sheet Rev. 01 — 14 July 2005 55 of 98

Page 56

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 80: HcRhDescriptorB - Host Controller Root Hub Descriptor B register bit allocation

Address: Value read from func0 or func1 of address 10h+ 4Ch

Bit 31 30 29 28 27 26 25 24 Symbol PPCM[15:0] Reset 00000000 Access R/W R/W R/W R/W R R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol PPCM[7:0] Reset 00000010 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol DR[15:8] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol DR[7:0] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

Table 81: HcRhDescriptorB - Host Controller Root Hub Descriptor B register bit

description

Address: Value read from func0 or func1 of address 10h+ 4Ch

Bit Symbol Description

31 to 16 PPCM

[15:0]

15 to 0 DR

[15:0]

PortPowerControlMask: Each bit indicates whether a port is affected by a global power control command when PowerSwitchingMode is set. When set, only the power state of the port is affected by per-port power control (Set/ClearPortPower). When cleared, the port is controlled by the global power switch (Set/ClearGlobalPower). If the device is conﬁgured to global switching mode (PowerSwitchingMode = 0), this ﬁeld is not valid.

Bit 0 — Reserved Bit 1 — Ganged-power mask on port 1 Bit 2 — Ganged-power mask on port 2.

DeviceRemovable: Each bit is dedicated to a port of the Root Hub. When

cleared, the attached device is removable. When set, the attached device is not removable.

Bit 0 — Reserved Bit 1 — Device attached to port 1 Bit 2 — Device attached to port 2.

11.1.21 HcRhStatus register

This register is divided into two parts. The lower word of a DWord represents the Hub Status ﬁeld, and the upper word represents the Hub Status Change ﬁeld. Reserved bits should always be written as logic 0. Table 82 shows the bit allocation of the register.

Product data sheet Rev. 01 — 14 July 2005 56 of 98

Page 57

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 82: HcRhStatus - Host Controller Root Hub Status register bit allocation

Address: Value read from func0 or func1 of address 10h+ 50h

Bit 31 30 29 28 27 26 25 24 Symbol CRWE reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol DRWE reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R RW

[1]

CCIC LPSC

[1]

OCI LPS

[1] The reserved bits should always be written with the reset value.

Table 83: HcRhStatus - Host Controller Root Hub Status register bit description

Address: Value read from func0 or func1 of address 10h+ 50h

Bit Symbol Description 31 CRWE On write—ClearRemoteWakeupEnable:

0 — No effect

1 — Clears DRWE (DeviceRemoteWakeupEnable).

30 to 18 reserved 17 CCIC OverCurrentIndicatorChange: This bit is set by hardware when a change

has occurred to the OCI bit of this register.

0 — No effect

1 — The HCD clears this bit.

16 LPSC On read—LocalPowerStatusChange: The Root Hub does not support the

local power status feature. Therefore, this bit is always logic 0.

On write—SetGlobalPower: In global power mode

(PowerSwitchingMode = 0), logic 1 is written to this bit to turn on power to

all ports (clear PortPowerStatus). In per-port power mode, it sets

PortPowerStatus only on ports whose PortPowerControlMask bit is not set.

Writing logic 0 has no effect. 15 DRWE On read—DeviceRemoteWakeupEnable: This bit enables

bit ConnectStatusChange (CSC) as a resume event, causing a state

transition from USBSUSPEND to USBRESUME and setting the

ResumeDetected interrupt.

0 — CSC is not a remote wake-up event

1 — CSC is a remote wake-up event.

On write—SetRemoteWakeupEnable: Writing logic 1 sets DRWE

(DeviceRemoteWakeupEnable). Writing logic 0 has no effect.

Product data sheet Rev. 01 — 14 July 2005 57 of 98

Page 58

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 83: HcRhStatus - Host Controller Root Hub Status register bit description

Address: Value read from func0 or func1 of address 10h+ 50h

Bit Symbol Description

14 to 2 reserved 1 OCI OverCurrentIndicator: This bit reports overcurrentconditions when global

reporting is implemented. When set, an overcurrent condition exists. When

cleared, all power operations are normal. If the per-port overcurrent

protection is implemented, this bit is always logic 0. 0 LPS On read—LocalPowerStatus: The Root Hub does not support the local

power status feature. Therefore, this bit is always read as logic 0.

On write—ClearGlobalPower: In global power mode

(PowerSwitchingMode = 0), logic 1 is written to this bit to turn off power to

all ports (clear PortPowerStatus). In per-port power mode, it clears

PortPowerStatus only on ports whose PortPowerControlMask bit is not set.

Writing logic 0 has no effect.

11.1.22 HcRhPortStatus[4:1] register

The HcRhPortStatus[4:1] register is used to control and report port events on a per-port basis. NumberDownstreamPorts represents the number of HcRhPortStatus registers that are implemented in hardware. The lower word reﬂects the port status. The upper word reﬂects the status change bits. Some status bits are implemented with special write behavior. If a transaction—token through handshake—is in progress when a write to change port status occurs, the resulting port status change is postponed until the transaction completes. Always write logic 0 to the reserved bits. The bit allocation of the register is given in Table 84.

…continued

Table 84: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit allocation

Address: Value read from func0 or func1 of address 10h+ 54h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

[1]

PRSC OCIC PSSC PESC CSC

[1]

PRS POCI PSS PES CCS

[1]

LSDA PPS

Product data sheet Rev. 01 — 14 July 2005 58 of 98

Page 59

Philips Semiconductors

Table 85: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit

Address: Value read from func0 or func1 of address 10h+ 54h

Bit Symbol Description

31 to 21 reserved 20 PRSC PortResetStatusChange: This bit is set at the end of the 10 ms port reset

19 OCIC PortOverCurrentIndicatorChange: This bit is valid only if overcurrent

18 PSSC PortSuspendStatusChange: This bit is set when the resume sequence is

17 PESC PortEnableStatusChange: This bit is set when hardware events cause the

16 CSC ConnectStatusChange: This bit is set whenever a connect or disconnect

15 to 10 reserved 9 LSDA On read—LowSpeedDeviceAttached: This bit indicates the speed of the

ISP1562

USB PCI Host Controller

description

signal. The HCD can write logic 1 to clear this bit. Writing logic 0 has no

effect.

0 — Port reset is not complete

1 — Port reset is complete.

conditions are reported on a per-port basis. This bit is set when the Root

Hub changes the POCI (PortOverCurrentIndicator) bit. The HCD can write

logic 1 to clear this bit. Writing logic 0 has no effect.

0 — No change in POCI

1 — POCI has changed.

completed. This sequence includes the 20 ms resume pulse, LS EOP and

3 ms resynchronization delay. The HCD can write logic 1 to clear this bit.

Writing logic 0 has no effect. This bit is also cleared when

ResetStatusChange is set.

0 — Resume is not completed

1 — Resume is completed.

PES (PortEnableStatus) bit to be cleared. Changes from the HCD writes do

not set this bit. The HCD can write logic 1 to clear this bit. Writing logic 0

has no effect.

0 — No change in PES

1 — Change in PES.

eventoccurs. The HCD can write logic 1 to clear this bit. Writing logic 0 has

no effect. If CCS (Current Connect Status) is cleared when a SetPortReset,

SetPortEnable or SetPortSuspend write occurs, this bit is set to force the

driver to re-evaluate the connection status because these writes should not

occur if the port is disconnected.

0 — No change in CCS

1 — Change in CCS.

Remark: If the DeviceRemovable[NDP] bit is set, this bit is set only after a

Root Hub reset to inform the system that the device is attached.

device attached to this port. When set, a low-speed device is attached to

this port. When cleared, a full-speed device is attached to this port. This

ﬁeld is valid only when CCS is set.

0 — Port is not suspended

1 — Port is suspended.

On write—ClearPortPower: The HCD can clear the PPS

(PortPowerStatus) bit by writing logic 1 to this bit. Writing logic 0 has no

effect.

Product data sheet Rev. 01 — 14 July 2005 59 of 98

Page 60

Philips Semiconductors

Table 85: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit

Address: Value read from func0 or func1 of address 10h+ 54h

Bit Symbol Description

8 PPS On read—PortPowerStatus: This bit reﬂects the port power status,

7 to 5 reserved 4 PRS On read—PortResetStatus: When this bit isset by a write to SetPortReset,

3 POCI On read—PortOverCurrentIndicator: This bit is valid only when the Root

description

ISP1562

USB PCI Host Controller

…continued

regardless of the type of power switching implemented. This bit is cleared if

an overcurrent condition is detected. The HCD can set this bit by writing

SetPortPower or SetGlobalPower. The HCD can clear this bit by writing

ClearPortPower or ClearGlobalPower. PowerSwitchingMode and

PortPowerControlMask[NDP] determine which power control switches are

enabled. In global switching mode (PowerSwitchingMode = 0), only

Set/ClearGlobalPower controls this bit. In the per-port power switching

(PowerSwitchingMode = 1), if the PortPowerControlMask[NDP] bit for the

port is set, only Set/ClearPortPower commands are enabled. If the mask is

not set, only Set/ClearGlobalPower commands are enabled.

When port power is disabled, bits CCS (CurrentConnectStatus), PES

(PortEnableStatus), PSS (PortSuspendStatus) and PRS (PortResetStatus)

should be reset.

0 — Port power is off

1 — Port power is on.

On write—SetPortPower: The HCD can write logic 1 to set the PPS

(PortPowerStatus) bit. Writing logic 0 has no effect.

Remark: This bit always reads logic1 if power switching is not supported.

port reset signaling is asserted. When reset is completed and PRSC is set,

this bit is cleared.

0 — Port reset signal is inactive

1 — Port reset signal is active.

On write—SetPortReset: The HCD can set the port reset signaling by

writing logic 1 to this bit. Writing logic 0 has no effect. If CCS is cleared, this

write does not set PRS (PortResetStatus) but instead sets CCS. This

informs the driver that it attempted to reset a disconnected port.

Hub is conﬁgured to showovercurrentconditions are reported on a per-port

basis. If the per-port overcurrent reporting is not supported, this bit is set to

logic 0. If cleared, all power operations are normal for this port. If set, an

overcurrent condition exists on this port.

0 — No overcurrent condition

1 — Overcurrent condition detected.

On write—ClearSuspendStatus: The HCD can write logic 1 to initiate a

resume. Writing logic 0 has no effect. A resume is initiated only if PSS

(PortSuspendStatus) is set.

Product data sheet Rev. 01 — 14 July 2005 60 of 98

Page 61

Philips Semiconductors

Table 85: HcRhPortStatus[4:1] - Host Controller Root Hub Port Status[4:1] register bit

Address: Value read from func0 or func1 of address 10h+ 54h

Bit Symbol Description

2 PSS On read—PortSuspendStatus: This bit indicates whether the port is

1 PES On read—PortEnableStatus: This bit indicates whether the port is enabled

0 CCS On read—CurrentConnectStatus: This bit reﬂects the current state of the

description

ISP1562

USB PCI Host Controller

…continued

suspended or is in the resume sequence. It is set by a SetSuspendState

write and cleared when PSSC (PortSuspendStatusChange) is set at the

end of the resume interval. This bit is not set if CCS

(CurrentConnectStatus) is cleared. This bit is also cleared when PRSC is

set at the end of the port reset or when the Host Controller is placed in the

USBRESUME state. If an upstream resume is in progress, it will propagate

to the Host Controller.

0 — Port is not suspended

1 — Port is suspended.

On write—SetPortSuspend: The HCD can set the PSS

(PortSuspendStatus) bit by writing logic 1 to this bit. Writing logic 0 has no

effect. If CCS is cleared, this write does not set PSS; instead it sets CSS.

This informs the driver that it attempted to suspend a disconnected port.

or disabled. The Root Hub may clear this bit when an overcurrent condition,

disconnect event, switched-off power or operational bus error is detected.

This change also causes PortEnabledStatusChange to be set. The HCD

can set this bit by writing SetPortEnable and clear it by writing

ClearPortEnable.This bit cannot be set when CCS (CurrentConnectStatus)

is cleared. This bit is also set on completing a port reset when

ResetStatusChange is set or on completing a port suspend when

SuspendStatusChange is set.

0 — Port is disabled

1 — Port is enabled.

On write—SetPortEnable: The HCD can set PES (PortEnableStatus) by

writing logic 1. Writing logic 0 has no effect. If CCS is cleared, this write

does not set PES, but instead sets CSC (ConnectStatusChange). This

informs the driver that it attempted to enable a disconnected port.

downstream port.

0 — No device connected

1 — Device connected.

On write—ClearPortEnable: The HCD can write logic 1 to this bit to clear

the PES (PortEnableStatus) bit.Writing logic 0 hasno effect. The CCS bit is

not affected by any write.

Remark: This bit always reads logic1 when the attached device is

nonremovable (DeviceRemovable[NDP]).

11.2 EHCI controller capability registers

Other than the OHCI Host Controller, there are some registers in EHCI that deﬁne the capability of EHCI. The address range of these registers is located before the operational registers.

11.2.1 CAPLENGTH/HCIVERSION register

The bit allocation of this 4 B register is given in Table 86.

Product data sheet Rev. 01 — 14 July 2005 61 of 98

Page 62

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 86: CAPLENGTH/HCIVERSION - Capability Registers Length/Host Controller Interface Version Number

Address: Value read from func2 of address 10h+ 00h

Bit 31 30 29 28 27 26 25 24 Symbol HCIVERSION[15:8] Reset 00000001 Access RRRRRRRR Bit 23 22 21 20 19 18 17 16 Symbol HCIVERSION[7:0] Reset 00000000 Access RRRRRRRR Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol CAPLENGTH[7:0] Reset 00100000 Access RRRRRRRR

Table 87: CAPLENGTH/HCIVERSION - Capability Registers Length/Host Controller

Interface Version Number register bit description

Address: Value read from func2 of address 10h+ 00h

Bit Symbol Description

31 to 16 HCIVERSION

[15:0]

15 to 8 reserved 7 to 0 CAPLENGTH

[7:0]

Host Controller Interface Version Number: This ﬁeld contains a BCD encoded version number of the interface to which the Host Controller interface conforms.

Capability Register Length: This is used as an offset. It is added to the register base to ﬁnd the beginning of the operational register space.

11.2.2 HCSPARAMS register

The Host Controller Structural Parameters (HCSPARAMS) register is a set of ﬁelds that are structural parameters. The bit allocation is given in Table 88.

Table 88: HCSPARAMS - Host Controller Structural Parameters register bit allocation

Address: Value read from func2 of address 10h+ 04h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access RRRRRRRR Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access RRRRRRRR

Product data sheet Rev. 01 — 14 July 2005 62 of 98

Page 63

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 15 14 13 12 11 10 9 8 Symbol N_CC[3:0] N_PCC[3:0] Reset 00100001 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol PRR reserved PPC N_PORTS[3:0] Reset 10010010 Access RRRRRRRR

Table 89: HCSPARAMS - Host Controller Structural Parameters register bit description

Address: Value read from func2 of address 10h+ 04h

Bit Symbol Description

31 to 16 reserved 15 to 12 N_CC

[3:0]

11 to 8 N_PCC

[3:0]

7 PRR Port Routing Rules: This ﬁeld indicates the method used to map ports

6 to 5 reserved 4 PPC Port Power Control: This ﬁeld indicates whether the Host Controller

3 to 0 N_PORTS

[3:0]

Number of Companion Controller: This ﬁeld indicates the number of companion controllers associated with this Hi-Speed USB Host Controller. A value of zero in this ﬁeld indicates there are no companion Host Controllers. Port-ownership hand-off is not supported. Only high-speed devices are supported on the Host Controller root ports. A value larger than zero in this ﬁeld indicates there are companion Original USB Host Controller(s). Port-ownership hand-offs are supported.

Number of Ports per Companion Controller: This ﬁeld indicates the number of ports supported per companion Host Controller. It is used to indicate the port routing conﬁguration to the system software. For example, if N_PORTS has a value of 6 and N_CC has a value of 2, then N_PCC can have a value of 3. The convention is that the ﬁrst N_PCC ports are assumed to be routed to companion controller 1, the next N_PCC ports to companion controller 2, and so on. In the previous example, N_PCC could have been 4, in which case the ﬁrst four are routed to companion controller 1 and the last two are routed to companion controller 2.

The number in this ﬁeld must be consistent with N_PORTS and N_CC.

to companion controllers. 0 — The ﬁrst N_PCC ports are routed to the lowest numbered function

companion Host Controller, the next N_PCC ports are routed to the next lowest function companion controller, and so on.

1 — The port routing is explicitly enumerated by the ﬁrst N_PORTS elements of the HCSP-PORTROUTE array.

implementation includes port power control. Logic 1 indicates the port has port power switches. Logic 0 indicates the port does not have port power switches. The value of this ﬁeld affectsthe functionality of the Port Power ﬁeld in each port status and control register.

N_Ports: This ﬁeld speciﬁes the number of physical downstream ports implemented on this Host Controller. The value in this ﬁeld determines how many port registers are addressable in the operational register space. Logic 0 in this ﬁeld is undeﬁned.

Product data sheet Rev. 01 — 14 July 2005 63 of 98

Page 64

Philips Semiconductors

ISP1562

USB PCI Host Controller

11.2.3 HCCPARAMS register

The Host Controller Capability Parameters (HCCPARAMS) register is a 4 B register, and the bit allocation is given in Table 90.

Table 90: HCCPARAMS - Host Controller Capability Parameters register bit allocation

Address: Value read from func2 of address 10h+ 08h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access RRRRRRRR Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access RRRRRRRR Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access RRRRRRRR Bit 7 6 5 4 3 2 1 0 Symbol IST[3:0] reserved PFLF 64AC Reset 00010010 Access RRRRRRRR

Table 91: HCCPARAMS - Host Controller Capability Parameters register bit description

Address: Value read from func2 of address 10h+ 08h

Bit Symbol Description

31 to 8 reserved 7 to 4 IST[3:0] Isochronous Scheduling Threshold: Default = implementation dependent.

This ﬁeld indicates—relative to the current position of the executing Host Controller—where software can reliably update the isochronous schedule. When IST[3] is logic 0, the value of the least signiﬁcant three bits indicates the number of micro frames a Host Controller can hold a set of isochronous data structures—one or more—before ﬂushing the state. When IST[3] is logic 1, the host software assumes the Host Controller may cache an

isochronous data structure for an entire frame. 3 to 2 reserved 1 PFLF Programmable Frame List Flag: Default = implementation dependent. If

this bit is cleared, the system software must use a frame list length of

1024 elements with the Host Controller. The USBCMD register FLS[1:0]

(bits 3 and 2) is read-only and should be cleared. If PFLF is set, the system

software can specify and use a smaller frame list and conﬁgure the host

through the FLS bit. The frame list must always be aligned on a 4 kB page

boundary to ensure that the frame list is always physically contiguous. 0 64AC 64-bit Addressing Capability: This ﬁeld contains the addressing range

capability.

0 — Data structures using 32-bit address memory pointers

1 — Data structures using 64-bit address memory pointers.

Product data sheet Rev. 01 — 14 July 2005 64 of 98

Page 65

Philips Semiconductors

11.2.4 HCSP-PORTROUTE register

The HCSP-PORTROUTE (Companion Port Route Description) register is an optional read-only ﬁeld that is valid only if PRR (bit 7 in the HCSPARAMS register) is logic 1. Its address is value read from func2 of address 10h + 0Ch.

This ﬁeld is a 15-element nibble array—each 4 bits is one array element. Each array location corresponds one-to-one with a physical port provided by the Host Controller. For example, PORTROUTE[0] corresponds to the ﬁrst PORTSC port, PORTROUTE[1] to the second PORTSC port, and so on. The value of each element indicates to which of the companion Host Controllers this port is routed. Only the ﬁrst N_PORTS elements have valid information. A value of zero indicates that the port is routed to the lowest numbered function companion Host Controller. A value of one indicates that the port is routed to the next lowest numbered function companion Host Controller, and so on.

11.3 Operational registers of Enhanced USB Host Controller

11.3.1 USBCMD register

The USB Command (USBCMD) register indicates the command to be executed by the serial Host Controller. Writing to this register causes a command to be executed. Table 92 shows the bit allocation.

ISP1562

USB PCI Host Controller

Table 92: USBCMD - USB Command register bit allocation

Address: Value read from func2 of address 10h+ 20h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol ITC[7:0] Reset 00001000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol LHCR IAAD ASE PSE FLS[1:0] HC

Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

[1]

RESET

Product data sheet Rev. 01 — 14 July 2005 65 of 98

Page 66

Philips Semiconductors

Table 93: USBCMD - USB Command register bit description

Address: Value read from func2 of address 10h+ 20h

Bit Symbol Description

31 to 24 reserved 23 to 16 ITC[7:0] Interrupt Threshold Control: Default = 08h. This ﬁeld is used by the

15 to 8 reserved 7 LHCR Light Host Controller Reset: This control bit is not required. It allows the

6 IAAD Interrupt on Asynchronous Advance Doorbell: This bit is used as a

ISP1562

USB PCI Host Controller

system software to select the maximum rate at which the Host Controller will issue interrupts. If software writes an invalid value to this register, the results are undeﬁned. Valid values are:

00h — reserved 01h — 1 micro frame 02h — 2 micro frames 04h — 4 micro frames 08h — 8 micro frames (equals 1 ms) 10h — 16 micro frames (equals 2 ms) 20h — 32 micro frames (equals 4 ms) 40h — 64 micro frames (equals 8 ms).

Software modiﬁcations to this ﬁeld while HCH (bit 12) in the USBSTS register is zero results in undeﬁned behavior.

driver software to reset the EHCI controller, without affecting the state of the ports or the relationship to the companion Host Controllers. If not implemented, a read of this ﬁeld will always return zero.Ifimplemented, on read:

0 — Indicates that the Light Host Controller Reset has completed and it is ready for the host software to reinitialize the Host Controller

1 — Indicates that the Light Host Controller Reset has not yet completed.

doorbell by software to notify the Host Controller to issue an interrupt the next time it advances the asynchronous schedule. Software must write logic 1 to this bit to ring the doorbell. When the Host Controller has evicted all appropriate cached schedule states, it sets IAA (bit 5 in the USBSTS register). If IAAE (bit 5 in the USBINTR register) is logic 1, then the Host Controller will assert an interrupt at the next interrupt threshold. The Host Controller sets this bit to logic 0 after it sets IAA. Software should not set this bit when the asynchronous schedule is inactive because this results in an undeﬁned value.

Product data sheet Rev. 01 — 14 July 2005 66 of 98

Page 67

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 93: USBCMD - USB Command register bit description

Address: Value read from func2 of address 10h+ 20h

Bit Symbol Description

5 ASE Asynchronous Schedule Enable: Default = 0. This bit controls whether

the Host Controller skips processing the asynchronous schedule.

0 — Do not process the asynchronous schedule 1 — Use the ASYNCLISTADDR register to access the asynchronous

schedule.

4 PSE Periodic Schedule Enable: Default = 0. This bit controls whether the

Host Controller skips processing the periodic schedule.

0 — Do not process the periodic schedule 1 — Use the PERIODICLISTBASE register to access the periodic

schedule.

3 to 2 FLS[1:0] Frame List Size: Default = 00b. This ﬁeld is read and write only if PFLF

(bit 1) in the HCCPARAMS register is set to logic 1. This ﬁeld speciﬁes the size of the frame list. The size the frame list controls which bits in the Frame Index register should be used for the frame list current index.

00b — 1024 elements (4096 B) 01b — 512 elements (2048 B) 10b — 256 elements (1024 B) for small environments 11b — reserved.

1 HCRESET Host Controller Reset: This control bit is used by the software to reset

the Host Controller. The effectsof this on Root Hub registers are similar to a chip hardware reset. Setting this bit causes the Host Controller to reset its internal pipelines, timers, counters, state machines, and so on, to their initial values. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. This reset does not affect the PCI Conﬁguration registers. All operational registers, including port registers and port state machines, are set to their initial values. Port ownership reverts to the companion Host Controller(s). The software must reinitialize the Host Controller to return it to an operational state. This bit is cleared by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing logic 0to this register.Softwareshould check that bit HCH islogic 0 before setting this bit. Attempting to reset an actively running Host Controller results in undeﬁned behavior.

0RSRun/Stop: 1 = Run. 0 = Stop. When set, the Host Controller executes the

schedule. The Host Controller continues execution as long as this bit is set. When thisbit is cleared, the Host Controller completes the current and active transactions in the USB pipeline, and then halts. Bit HCH indicates when the Host Controller has ﬁnished the transaction and has entered the stopped state. Software should check that the HCH bit is logic 1, before setting this bit.

…continued

11.3.2 USBSTS register

The USB Status (USBSTS) register indicates pending interrupts and various states of the Host Controller. The status resulting from a transaction on the serial bus is not indicated in this register. Software clears the register bits by writing ones to them. The bit allocation is given in Table 94.

Product data sheet Rev. 01 — 14 July 2005 67 of 98

Page 68

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 94: USBSTS - USB Status register bit allocation

Address: Value read from func2 of address 10h+ 24h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol ASS PSSTAT RECL HCH reserved Reset 00010000 Access RRRRR/WR/WR/WR/W Bit 7 6 5 4 3 2 1 0 Symbol reserved

Reset 00000000 Access R/W R/W R R/W R/W R/W R/W R/W

[1]

IAA HSE FLR PCD USB

[1]

USBINT

ERRINT

[1] The reserved bits should always be written with the reset value.

Table 95: USBSTS - USB Status register bit description

Address: Value read from func2 of address 10h+ 24h

Bit Symbol Description

31 to 16 reserved 15 ASS Asynchronous Schedule Status: Default = 0. The bit reports the

current real status of the asynchronous schedule. If this bit is logic 0, the status of the asynchronous schedule is disabled. If this bit is logic 1, the status of the asynchronous schedule is enabled. The Host Controller is not required to immediately disable or enable the asynchronous schedule when software changes ASE (bit 5 in the USBCMD register). When this bit and the ASE bit have the same value, the asynchronous schedule is either enabled (1) or disabled (0).

14 PSSTAT Periodic Schedule Status: Default = 0. This bit reports the current

status of the periodic schedule. If this bit is logic 0, the status of the periodic schedule is disabled. If this bit is logic 1, the status of the periodic schedule is enabled. The Host Controller is not required to immediately disable or enable the periodic schedule when software changes PSE (bit 4) in the USBCMD register. When this bit and the PSE bit have the same value, the periodic schedule is either enabled (1) or disabled (0).

13 RECL Reclamation: Default = 0. This is a read-only status bit that is used to

detect an empty asynchronous schedule.

12 HCH HCHalted: Default = 1. This bit is logic 0 when RS (bit 0) in the

USBCMD register is logic 1. The Host Controller sets this bit to logic 1 after it has stopped executingbecause the RS bit is set to logic 0, either by software or by the Host Controller hardware. For example, on an internal error.

Product data sheet Rev. 01 — 14 July 2005 68 of 98

Page 69

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 95: USBSTS - USB Status register bit description

Address: Value read from func2 of address 10h+ 24h

Bit Symbol Description

11 to 6 reserved 5 IAA Interrupt on Asynchronous Advance: Default = 0. The system

software can force the Host Controller to issue an interrupt the next time the Host Controller advances the asynchronous schedule by writing logic 1 to IAAD (bit 6) in the USBCMD register. This status bit indicates the assertion of that interrupt source.

4 HSE Host System Error: The Host Controller sets this bit when a serious

error occurs during a host system access, involving the Host Controller module. In a PCI system, conditions that set this bit include PCI parity error, PCI master abort and PCI target abort. When this error occurs, the Host Controller clears RS (bit 0 in the USBCMD register) to prevent further execution of the scheduled TDs.

3 FLR Frame List Rollover: The Host Controller sets this bit to logic 1 when

the frame list index rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size—as programmed in FLS (bits 3 to 2) of the USBCMD register—is 1024, the Frame Index register rolls over everytime bit 13 of the FRINDEX register toggles. Similarly,ifthe size is 512, the Host Controller sets this bit to logic 1 every time bit 12 of the FRINDEX register toggles.

2 PCD Port Change Detect: The Host Controller sets this bit to logic 1 when

any port— where PO (bit 13 of PORTSC) is cleared—changes to logic 1, or FPR (bit 6 of PORTSC) changes to logic 1 as aresult of a J-K transition detected on a suspended port. This bit is allowed to be maintained in the auxiliary powerwell. Alternatively,it is also acceptable that—on a D3-to-D0 transition of the EHCI Host Controller device—this bit is loaded with the logical OR of all the PORTSC change bits, including force port resume, overcurrent change, enable or disable change, and connect status change.

1 USBERR

INT

0 USBINT USB Interrupt: The Host Controller sets this bit on completing a USB

USB Error Interrupt: The Host Controller sets this bit when an error condition occurs because of completing a USB transaction. For example, error counter underﬂow. If the Transfer Descriptor (TD) on which the error interrupt occurred also had its IOC bit set, both this bit and the USBINT bit are set. For details, refer to the

Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0

transaction, which results in the retirement of a TD that had its IOC bit set. The Host Controller also sets this bit when a short packet is detected, that is, the actual number of bytes received was less than the expected number of bytes. For details, refer to the

Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0

…continued

Enhanced Host

11.3.3 USBINTR register

The USB Interrupt Enable (USBINTR) register enables and disables reporting of the corresponding interrupt to the software. When a bit is set and the corresponding interrupt is active, an interrupt is generated to the host. Interrupt sources that are disabled in this register still appear in USBSTS to allow the software to poll for events. The USBSTS register bit allocation is given in Table 96.

Product data sheet Rev. 01 — 14 July 2005 69 of 98

Page 70

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 96: USBINTR - USB Interrupt Enable register bit allocation

Address: Value read from func2 of address 10h+ 28h

Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

IAAE HSEE FLRE PCIE USBERR

[1]

USBINTE

INTE

[1] The reserved bits should always be written with the reset value.

Table 97: USBINTR - USB Interrupt Enable register bit description

Address: Value read from func2 of address 10h+ 28h

Bit Symbol Description

31 to 6 reserved 5 IAAE Interrupt on Asynchronous Advance Enable: When this bit and IAA

(bit 5 in the USBSTS register) are set, the Host Controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing bit IAA.

4 HSEE Host System ErrorEnable:When this bit and HSE (bit 4 in the USBSTS

3 FLRE Frame List Rollover Enable: When this bit and FLR (bit 3 in the

USBSTS register) are set, the Host Controller issues an interrupt. The interrupt is acknowledged by software clearing bit FLR.

2 PCIE Port Change Interrupt Enable: When this bit and PCD (bit 2 in the

USBSTS register) are set, the Host Controller issues an interrupt. The interrupt is acknowledged by software clearing bit PCD.

1 USB

ERRINTE

0 USBINTE USB Interrupt Enable: When this bit and USBINT (bit 0 in the USBSTS

USB Error Interrupt Enable: When this bit and USBERRINT (bit 1 in the USBSTS register) are set, the Host Controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing bit USBERRINT.

register) are set, the Host Controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing bit USBINT.

Product data sheet Rev. 01 — 14 July 2005 70 of 98

Page 71

Philips Semiconductors

ISP1562

USB PCI Host Controller

11.3.4 FRINDEX register

The Frame Index (FRINDEX) register is used by the Host Controller to index into the periodic frame list. The register updates every 125 µs—once each micro frame. Bits N to 3 are used to select a particular entry in the periodic frame list during periodic schedule execution. The number of bits used for the index depends on the size of the frame list as set by the system software in FLS[1:0] (bits 3 to 2) of the USBCMD register. This register must be written as a DWord. Byte writes produce undeﬁned results. This register cannot be written unless the Host Controller is in the halted state, as indicated by HCH (bit 12 in the USBSTS register). A write to this register while RS (bit 0 in the USBCMD register) is set produces undeﬁned results. Writes to this register also affect the SOF value.

The bit allocation is given in Table 98.

Table 98: FRINDEX - Frame Index register bit allocation

Address: Value read from func2 of address 10h+ 2Ch

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol FRINDEX[7:0] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

FRINDEX[13:8]

[1] The reserved bits should always be written with the reset value.

Product data sheet Rev. 01 — 14 July 2005 71 of 98

Page 72

Philips Semiconductors

Table 99: FRINDEX - Frame Index register bit description

Address: Value read from func2 of address 10h+ 2Ch

Bit Symbol Description

31 to 14 reserved 13 to 0 FRINDEX

[13:0]

ISP1562

USB PCI Host Controller

Frame Index: Bits in this register are used forthe frame number in the SOF

packet and as the index into the frame list. The value in this register increments at the end of each time frame. For example, micro frame. The bits used for the frame number in the SOF token are taken from bits 13 to 3 of this register. Bits N to 3 are used for the frame list current index. This means that each location of the frame list is accessed eight times—frames or micro frames—before moving to the next index.

The following illustrates values of N based on the value of FLS[1:0] (bits 3 to 2 in the USBCMD register).

FLS[1:0] Number elements N

00b 1024 12 01b 512 11 10b 256 10 11b reserved -

11.3.5 PERIODICLISTBASE register

The Periodic Frame List Base Address (PERIODLISTBASE) register contains the beginning address of the periodic frame list in the system memory.If the Host Controller is in 64-bit mode—as indicated by logic 1 in 64AC (bit 0 of the HCCSPARAMS register)—the most signiﬁcant 32 bits of every control data structure address comes from the CTRLDSSEGMENT register. The system software loads this register before starting the schedule execution by the Host Controller. The memory structure referenced by this physical memory pointer is assumed as 4 kB aligned. The contents of this register are combined with the FRINDEX register to enable the Host Controller to step through the periodic frame list in sequence.

The bit allocation is given in Table 100.

Table 100: PERIODICLISTBASE - Periodic Frame List Base Address register bit allocation

Address: Value read from func2 of address 10h+ 34h

Bit 31 30 29 28 27 26 25 24 Symbol BA[19:12] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol BA[11:4] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol BA[3:0] reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

Product data sheet Rev. 01 — 14 July 2005 72 of 98

Page 73

Philips Semiconductors

ISP1562

USB PCI Host Controller

Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

Table 101: PERIODICLISTBASE - Periodic Frame List Base Address register bit description

Address: Value read from func2 of address 10h+ 34h

Bit Symbol Description

31 to 12 BA[19:0] Base Address: These bits correspond to memory address signals

31 to 12, respectively.

11 to 0 reserved -

[1]

11.3.6 ASYNCLISTADDR register

This 32-bit register contains the address of the next asynchronous queue head to be executed.If the Host Controller is in 64-bit mode—as indicated by logic 1 in 64AC (bit 0 of the HCCPARAMS register)—the most signiﬁcant 32 bits of every control data structure address comes from the CTRLDSSEGMENT register. Bits 4 to 0 of this register always return zeroswhen read. The memory structure referencedby the physical memory pointer is assumed as 32 B (cache aligned). For bit allocation, see Table 102.

Table 102: ASYNCLISTADDR - Current Asynchronous List Address register bit allocation

Address: Value read from func2 of address 10h+ 38h

Bit 31 30 29 28 27 26 25 24 Symbol LPL[19:12] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol LPL[11:4] Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol LPL[3:0] reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1] The reserved bits should always be written with the reset value.

[1]

Product data sheet Rev. 01 — 14 July 2005 73 of 98

Page 74

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 103: ASYNCLISTADDR - Current Asynchronous List Address register bit description

Address: Value read from func2 of address 10h+ 38h

Bit Symbol Description

31 to 12 LPL[19:0] Link Pointer List: These bits correspond to memory address signals

31 to 12, respectively. This ﬁeld may only reference a Queue Head (QH).

11 to 0 reserved -

11.3.7 CONFIGFLAG register

The bit allocation of the Conﬁgure Flag (CONFIGFLAG) register is given in Table 104.

Table 104: CONFIGFLAG - Conﬁgure Flag register bit allocation

Address: Value read from func2of address 10h + 60h

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 7 6 5 4 3 2 1 0 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W

[1]

[1] The reserved bits should always be written with the reset value.

Table 105: CONFIGFLAG - Conﬁgure Flag register bit description

Address: Value read from func2of address 10h + 60h

Bit Symbol Description

31 to 1 reserved 0CFConﬁgure Flag: The host software sets this bit as the last action in its

process of conﬁguring the Host Controller. This bit controls the default port-routing control logic.

0 — Portrouting control logic default-routes each port to an implementation dependent classic Host Controller

1 — Port routing control logic default-routes all ports to this Host Controller.

11.3.8 PORTSC registers 1, 2

The Port Status and Control (PORTSC) register is in the auxiliary power well. It is only reset by hardware when the auxiliary power is initially applied or in response to a Host Controller reset. The initial conditions of a port are:

Product data sheet Rev. 01 — 14 July 2005 74 of 98

Page 75

Philips Semiconductors

ISP1562

USB PCI Host Controller

• No device connected

• Port disabled.

If the port has power control, software cannot change the state of the port until it sets the port power bits. Software must not attempt to change the state of the port until power is stable on the port; maximum delay is 20 ms from the transition. For bit allocation, see

Table 106.

Table 106: PORTSC 1, 2 - Port Status and Control 1, 2 register bit allocation

Address: Value read from func2 of address 10h+ 64h + (4 x Port Number−1) where Port Number is 1, 2

Bit 31 30 29 28 27 26 25 24 Symbol reserved Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 23 22 21 20 19 18 17 16 Symbol reserved WKOC_E WKDS

CNNT_E

Reset 00000000 Access R/W R/W R/W R/W R/W R/W R/W R/W Bit 15 14 13 12 11 10 9 8 Symbol reserved Reset 00100000 Access R/W R/W R/W R/W R/W R/W R/W R Bit 7 6 5 4 3 2 1 0 Symbol SUSP FPR OCC OCA PEDC PED ECSC ECCS Reset 00000000 Access R/W R/W R R R/W R/W R/W R

[1]

PO PP LS[1:0] reserved

WKCNNT_

[1]

PTC[3:0]

[1]

[1] The reserved bits should always be written with the reset value.

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description

Address: Value read from func2 of address 10h+ 64h + (4 x Port Number−1) where Port Number is 1, 2

Bit Symbol Description

31 to 23 reserved 22 WKOC_E Wake on Overcurrent Enable: Default = 0. Setting this bit enables the port

to be sensitive to overcurrent conditions as wake-up events.

21 WKDS

CNNT_E

20 WKCNNT_EWake on Connect Enable: Default = 0. Setting this bit enables the port to

Product data sheet Rev. 01 — 14 July 2005 75 of 98

Wake on Disconnect Enable: Default = 0. Setting this bit enables the port

to be sensitive to device disconnects as wake-up events.

be sensitive to device connects as wake-up events.

[1]

Page 76

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description

…continued

Address: Value read from func2 of address 10h+ 64h + (4 x Port Number−1) where Port Number is 1, 2

Bit Symbol Description

19 to 16 PTC[3:0] Port Test Control: Default = 0000b. When this ﬁeld is logic 0, the port is

not operating in test mode. A nonzero value indicates that it is operating in test mode and test mode is indicated by the value. The encoding of the test mode bits are:

0000b — Test mode disabled 0001b — Test J_STATE 0010b — Test K_STATE 0011b — Test SE0_NAK 0100b — Test packet 0101b — Test FORCE_ENABLE 0110b to 1111b — reserved.

15 to 14 reserved 13 PO Port Owner: Default = 1. This bit unconditionally goes to logic 0 when CF

(bit 0) in the CONFIGFLAG register makes logic 0 to logic 1 transition. This bit unconditionally goes to logic 1 when the CF bit is logic 0. The system software uses this ﬁeld to release ownership of the port to a selected Host Controller,if the attached deviceis not a high-speed device. Software writes logic 1 to this bit, if the attached device is not a high-speed device. Logic 1 in this bit means that a companion Host Controller owns and controls the port.

12 PP Port Power: The function of this bit depends on the value of PPC (bit 4) in

the HCSPARAMS register. If PPC = 0 and PP = 1 — The Host Controller does not have port power

control switches. Always powered. If PPC = 1 and PP = 1 or 0 — The Host Controller has port power control

switches. This bit represents the current setting of the switch: logic0 = off, logic 1 = on. When PP is logic 0, the port is nonfunctional and will notreport any status.

When an overcurrent condition is detected on a powered port and PPC is logic 1, the PP bit in each affected port may be changed by the Host Controller from logic 1 to logic 0, removing power from the port.

11 to 10 LS[1:0] Line Status: This ﬁeld reﬂects the current logical levels of the DP (bit 11)

and DM (bit 10) signal lines. These bits are used to detect low-speed USB devices before the port reset and enable sequence. This ﬁeld is valid only when the Port Enablebit is logic 0, and the Current Connect Status bit is set to logic 1.

00b — SE0: Not a low-speed device, perform EHCI reset 01b — K-state: Low-speed device, release ownership of port 10b — J-state: Not a low-speed device, perform EHCI reset 11b — Undeﬁned: Not a low-speed device, perform EHCI reset.

If the PP bit is logic 0, this ﬁeld is undeﬁned.

9 reserved -

Product data sheet Rev. 01 — 14 July 2005 76 of 98

Page 77

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description

Address: Value read from func2 of address 10h+ 64h + (4 x Port Number−1) where Port Number is 1, 2

Bit Symbol Description

8PR Port Reset: Logic 1 means the port is in reset. Logic 0 means the port is

not in reset. Default = 0. When software sets this bit from logic 0, the bus reset sequence as deﬁned in started. Software clears this bit to terminate the bus reset sequence. Software must hold this bit at logic 1 until the reset sequence, as speciﬁed in

Universal Serial Bus Speciﬁcation Rev. 2.0

Remark: When software sets this bit, it must also clear the Port Enable bit. Remark: When software clears this bit, there may be a delay before the bit

status changes to logic 0 because it will not read logic 0 until the reset is completed. If the port is in high-speed mode after reset is completed, the Host Controller will automatically enable this port; it can set the Port Enable bit. A Host Controller must terminate the reset and stabilize the state of the port within 2 ms of software changing this bit from logic 1 to logic 0. For example, if the port detects that the attached device is high-speed during a reset, then the Host Controller must enable the port within 2 ms of software clearing this bit.

HCH (bit 12) in the USBSTS register must be logic 0 before software attempts to use this bit. The Host Controller may hold Port Reset asserted when the HCH bit is set.

7 SUSP Suspend: Default = 0. Logic 1 means the port is in the suspend state.

Logic 0 means the port is not suspended. The PED (Port Enabled) bit and this bit deﬁne the port states as follows:

PED = 0 and SUSP = X — Port is disabled PED = 1 and SUSP = 0 — Port is enabled PED = 1 and SUSP = 1 — Port is suspended.

When in the suspend state, downstream propagation of data is blocked on this port, except for the port reset. If a transaction was in progress when this bit was set, blocking occurs at the end of the current transaction. In the suspend state, the port is sensitive to resume detection. The bit status does not change until the port is suspended and there may be a delay in suspending a port, if there is atransaction currently in progress on the USB. Attempts to clear this bit are ignored by the Host Controller. The Host Controller will unconditionally set this bit to logic 0 when:

Universal Serial Bus Speciﬁcation Rev. 2.0

, is completed.

[1]

…continued

• Software changes the FPR (Force Port Resume) bit to logic 0.

• Software changes the PR (Port Reset) bit to logic 1.

If the host software sets this bit when the Port Enabled bit is logic 0, the results are undeﬁned.

[1]

Product data sheet Rev. 01 — 14 July 2005 77 of 98

Page 78

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 107: PORTSC 1, 2 - Port Status and Control 1, 2 register bit description

…continued

Address: Value read from func2 of address 10h+ 64h + (4 x Port Number−1) where Port Number is 1, 2

Bit Symbol Description

6 FPR Force PortResume: Logic 1 means resume detected or driven on the port.

Logic 0 means no resume (K-state) detected or driven on the port. Default = 0. Software sets this bit to drive the resume signaling. The Host Controller sets this bit if a J-to-K transition is detected, while the port is in the suspend state. When this bit changes to logic 1 because a J-to-K transition is detected, PCD (bit 2) in the USBSTS register is also set to logic 1. If software sets this bit to logic 1, the Host Controller must not set the PCD bit. When the EHCI controller owns the port, the resumesequence follows the sequence speciﬁed in

Rev. 2.0

. The resume signaling (full-speed ‘K’) is driven on the port as long

Universal Serial Bus Speciﬁcation

as this bit remains set. Software must time the resume and clear this bit after the correct amount of time has elapsed. Clearing this bit causes the port to return to high-speed mode, forcing the bus below the port into a high-speed idle. This bit will remain at logic 1, until the port has switchedto the high-speed idle.The Host Controller must complete this transition within 2 ms of software clearing this bit.

[1]

5 OCC Overcurrent Change: Default= 0. This bit is set to logic 1 when there is a

change in overcurrent active. Software clears this bit by setting it to logic 1.

4 OCA Overcurrent Active: Default = 0. If set to logic 1, this port has an

overcurrent condition. If set to logic 0, this port does not have an overcurrent condition. This bit will automatically change from logic 1 to logic 0 when the overcurrent condition is removed.

3 PEDC Port Enable/Disable Change: Logic 1 means the port enabled or disabled

status has changed. Logic 0 means no change. Default= 0. For the root hub, this bit is set only when a port is disabled because of the appropriate conditions existing at the EOF2 point. For deﬁnition of port error, refer to Chapter 11 of this bit by setting it.

Universal Serial Bus Speciﬁcation Rev. 2.0

[1]

. Software clears

2 PED Port Enabled/Disabled: Logic 1 means enable. Logic 0 means disable.

Default = 0. Ports can only be enabled by the Host Controller as a part of the reset and enable sequence. Software cannot enable a port by writing logic 1 to this ﬁeld. The Host Controller will only set this bit when the reset sequence determines that the attached device is a high-speed device. Ports can be disabledby either a faultcondition or by host software. The bit status does not change until the port state has changed. There may be a delay in disabling or enabling a port because of other Host Controller and bus events. When the port is disabled, downstream propagation of data is blocked on this port, except for reset.

[1]

1 ECSC Connect Status Change: Logic 1 means change in ECCS. Logic 0 means

no change. Default = 0. This bit indicates a change has occurred in the ECCS of the port. The Host Controller sets this bit for all changes to the port device connect status, even if the system software has not cleared an existing connect status change. For example, the insertion status changes two times before the system software has cleared the changed condition, hub hardware will be setting an already-set bit, that is, the bit will remain set. Software clears this bit by writing logic 1 to it.

[1]

0 ECCS Current Connect Status: Logic 1 indicates a device is present on the port.

Logic 0 indicates no device is present. Default = 0. This value reﬂects the current state of the port and may not directly correspond to the event that caused the ECSC bit to be set.

[1]

[1] These ﬁelds read logic 0, if the PP bit is logic 0.

Product data sheet Rev. 01 — 14 July 2005 78 of 98

Page 79

Philips Semiconductors

ISP1562

USB PCI Host Controller

12. Power consumption

Table 108 shows the power consumption.

Table 108: Power consumption

Power pins group Conditions Typ Unit

Total power V

CC(I/O)_AUX+VI(VAUX3V3)+VDDA_AUX

CC(I/O)+VI(VREG3V3)

Auxiliary power V

CC(I/O)_AUX+VI(VAUX3V3)+VDDA_AUX

no device connected to the ISP1562 one high-speed device connected to the ISP1562 58 mA two high-speed devices connected to the ISP1562 76 mA no device connected to the ISP1562 one high-speed device connected to the ISP1562 44 mA two high-speed devices connected to the ISP1562 62 mA

CC(I/O)+VI(VREG3V3)

no device connected to the ISP1562 one high-speed device connected to the ISP1562 14 mA two high-speed devices connected to the ISP1562 14 mA

[1] When one or two full-speed or low-speed power devices are connected, the power consumption is comparable to the power

consumption when no high-speed devices are connected. There is a difference of approximately 1 mA.

[1]

39 mA

26 mA

13 mA

Table 109 shows the power consumption in S1 and S3 suspend modes.

Table 109: Power consumption: S1 and S3

Power state Typ Unit

S1 20 mA S3 8

[1] When I2C-bus is present. [2] For details, refer to the ISP1562 errata.

[1] [2]

Product data sheet Rev. 01 — 14 July 2005 79 of 98

Page 80

Philips Semiconductors

ISP1562

USB PCI Host Controller

13. Limiting values

Table 110: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol Parameter Conditions Min Max Unit

CC(I/O)

I(VREG3V3)

CC(I/O)_AUX

I(VAUX3V3)

supply voltage to I/O pins −0.5 +4.6 V supply voltage to internal regulator −0.5 +4.6 V auxiliary supply voltage to I/O pins −0.5 +4.6 V auxiliary input voltage to internal

−0.5 +4.6 V

regulator

DDA_AUX

auxiliary supply voltage for analog

−0.5 +4.6 V

block

esd

stg

latch-up current VI< 0 V or VI>V

CC(I/O)

electrostatic discharge voltage all pins (ILI<1µA) −4+4kV storage temperature −40 +125 °C

- 100 mA

14. Recommended operating conditions

Table 111: Recommended operating conditions

Symbol Parameter Conditions Min Typ Max Unit

CC(I/O)

I(VREG3V3)

CC(I/O)_AUX

I(VAUX3V3)

supply voltage to I/O pins 3.0 3.3 3.6 V supply voltage to internal regulator 3.0 3.3 3.6 V auxiliary supply voltage to I/O pins 3.0 3.3 3.6 V auxiliary input voltage to internal

3.0 3.3 3.6 V

regulator

DDA_AUX

auxiliary supply voltage for analog

3.0 3.3 3.6 V

block V T

I(3V3) amb

input voltage on 3.3 V buffers 0 - V

ambient temperature −40 - +85 °C

CC(I/O)

+ 0.5 V V

Product data sheet Rev. 01 — 14 July 2005 80 of 98

Page 81

Philips Semiconductors

ISP1562

USB PCI Host Controller

15. Static characteristics

Table 112: Static characteristics: I2C-bus interface (SDA and SCL)

Table 113: Static characteristics: digital pins

= 3.0 V to 3.6 V; T

CC(I/O)

=−40°Cto+85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

hys

CC(susp)

CC(I/O)

HIGH-level input voltage 2.1 - - V LOW-level input voltage - - 0.9 V hysteresis voltage 0.15 - - V LOW-level output voltage IOL= 3 mA - - 0.4 V suspend supply current - 1 - µA

= 3.0 V to 3.6 V; T

=−40°Cto+85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

hys

HIGH-level input voltage 2.0 - - V LOW-level input voltage - - 0.8 V hysteresis voltage 0.4 - 0.7 V LOW-level output voltage IOL= 3 mA - - 0.4 V HIGH-level output voltage 2.4 - - V

Table 114: Static characteristics: PCI interface block

= 3.0 V to 3.6 V; T

CC(I/O)

=−40°Cto+85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

V V V I

V V C C C

IH IL IPU

OH OL IN clk IDSEL

HIGH-level input voltage 2.0 - 3.6 V LOW-level input voltage 0 - 0.9 V input pull-up voltage 2.1 - - V input leakage current 0 V < VI<V

CC(I/O)

−10 - +10 µA HIGH-level output voltage IO= 500 µA 2.7 - - V LOW-level output voltage IO= 1500 µA - - 0.3 V input pin capacitance - - 10 pF clock capacitance 5 - 12 pF IDSEL pin capacitance - - 8 pF

Table 115: Static characteristics: USB interface block (pins DM1 to DM2 and DP1 to DP2)

DDA_AUX

= 3.0 V to 3.6 V; T

=−40°C to +85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

Input levels for high-speed

HSSQ

HSDSC

squelch detection threshold (differential signal amplitude)

disconnect detection threshold (differential signal amplitude)

squelch detected - - 100 mV no squelch detected 150 - - mV disconnect detected 625 - - mV disconnect not

- - 525 mV

detected

HSCM

data signaling common mode

−50 - +500 mV

voltage range

Product data sheet Rev. 01 — 14 July 2005 81 of 98

Page 82

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 115: Static characteristics: USB interface block (pins DM1 to DM2 and DP1 to DP2)

DDA_AUX

= 3.0 V to 3.6 V; T

=−40°C to +85°C; unless otherwise speciﬁed.

amb

…continued

Symbol Parameter Conditions Min Typ Max Unit

Output levels for high-speed

HSOI

HSOH

HSOL

CHIRPJ

CHIRPK

idle state −10 - +10 mV data signaling HIGH 360 - 440 mV data signaling LOW −10 - +10 mV

−900

[1]

- 1100 mV

[1]

- −500 mV

Chirp J level (differential voltage) 700 Chirp K level (differential

voltage)

Input levels for full-speed and low-speed

IHZ

HIGH-level input voltage (drive) 2.0 - - V HIGH-level input voltage

2.7 - 3.6 V

(ﬂoating)

LOW-level input voltage - - 0.8 V differential input sensitivity |VDP− VDM| 0.2 - - V differential common mode range 0.8 - 2.5 V

Output levels for full-speed and low-speed

V V V V

OH OL OSEI CRS

HIGH-level output voltage 2.8 - 3.6 V LOW-level output voltage 0 - 0.3 V SEI 0.8 - - V output signal crossover point

1.3 - 2.0 V

voltage

[1] High-speed termination resistor disabled, pull-up resistor connected. Only during reset, when both the hub and device are capable of

high-speed operation.

Product data sheet Rev. 01 — 14 July 2005 82 of 98

Page 83

Philips Semiconductors

ISP1562

USB PCI Host Controller

16. Dynamic characteristics

Table 116: Dynamic characteristics: system clock timing

Symbol Parameter Conditions Min Typ Max Unit

Reset

W(RESET_N)

Crystal oscillator

clk

External clock input

J external clock jitter - - 50 ppm

, t

δ clock duty cycle - 50 - %

pulse width on pin RESET_N crystal oscillator running - 10 - µs

PCI clock 31 - 33 MHz external clock input

[1]

crystal

[2]

- 12 - MHz series resistance - - 100 Ω load capacitance - 18 - pF

input voltage 1.65 1.8 1.95 V

rise time and fall time - - 3 ns

[1] Recommended accuracy of the clock frequency is 50 ppm for the crystal and oscillator. [2] Suggested values for external capacitors when using a crystal are 22 pF to 27 pF.

Table 117: Dynamic characteristics: I2C-bus interface (SDA and SCL)

= 3.0 V to 3.6 V; T

CC(I/O)

=−40°Cto+85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

[1] The capacitive load for each bus line (Cb) is speciﬁed in pF. To meet the speciﬁcation for VOL and the maximum rise time (300 ns), use

an external pull-up resistor with R

output fall time VIHto V

UP(max)

10<Cb< 400

= 850/CbkΩ and R

[1]

UP(min)

=(V

CC(I/O)

- 0 250 ns

− 0.4)/3 kΩ.

Table 118: Dynamic characteristics: PCI interface block

= 3.0 V to 3.6 V; T

CC(I/O)

=−40°Cto+85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

SR output slew rate (rise, fall) standard load

[1] Standard load is 10 pF together with a pull-up and pull-down resistor of 10 kΩ.

[1]

1 - 4 V/ns

Table 119: Dynamic characteristics: high-speed source electrical characteristics

DDA_AUX

= 3.0 V to 3.6 V; T

=−40°C to +85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

Driver characteristics

HSR

HSF

HSDRV

high-speed differential rise time 10 % to 90 % 500 - - ps high-speed differential fall time 90 % to 10 % 500 - - ps drive output resistance; also serves

as a high-speed termination

includes the R resistor

40.5 45 49.5 Ω

Product data sheet Rev. 01 — 14 July 2005 83 of 98

Page 84

Philips Semiconductors

ISP1562

USB PCI Host Controller

Table 119: Dynamic characteristics: high-speed source electrical characteristics

DDA_AUX

= 3.0 V to 3.6 V; T

=−40°C to +85°C; unless otherwise speciﬁed.

amb

…continued

Symbol Parameter Conditions Min Typ Max Unit

Clock timing

HSDRAT

HSFRAM

HSRFI

data rate 479.76 - 480.24 Mbit/s micro frame interval 124.9375 - 125.0625 µs consecutive micro frame interval

difference

1 - four

high-speed

bit times

Table 120: Dynamic characteristics: full-speed source electrical characteristics

DDA_AUX

= 3.0 V to 3.6 V; T

=−40°C to +85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

Driver characteristics

rise time CL=50pF;

4 - 20 ns 10%to90% of |V

− VOL|

fall time CL=50pF;

4 - 20 ns 90%to10% of |V

− VOL|

FRFM

differential rise and fall time

90 - 111.1 %

matching

Data timing: see

FDEOP

Figure 10

source jitter for differential

full-speed timing −2 - +5 ns

transition to SEO transition

FEOPT

FEOPR

LDEOP

source SE0 interval of EOP 160 - 175 ns receiver SE0 interval of EOP 82 - - ns source jitter for differential

low-speed timing −40 - +100 ns

transition to SEO transition

LEOPT

LEOPR

FST

source SE0 interval of EOP 1.25 - 1.5 µs receiver SE0 interval of EOP 670 - - ns width of SE0 intervalduring the

--14ns

differential transaction

Table 121: Dynamic characteristics: low-speed source electrical characteristics

DDA_AUX

= 3.0 V to 3.6 V; T

=−40°C to +85°C; unless otherwise speciﬁed.

amb

Symbol Parameter Conditions Min Typ Max Unit

Driver characteristics

LRFM

rise time 75 - 300 ns fall time 75 - 300 ns differential rise and fall time

90 - 125 %

matching

Product data sheet Rev. 01 — 14 July 2005 84 of 98

Page 85

Philips Semiconductors

ISP1562

USB PCI Host Controller

16.1 Timing

Table 122: PCI clock and IO timing

Symbol Parameter Conditions Min Typ Max Unit

PCI clock timing; see

cyc(PCICLK)

HIGH(PCICLK)

LOW(PCICLK)

PCICLK

RST#

PCI input timing; see

su(PCICLK)bs

su(PCICLK)ptp

h(PCICLK)

PCI output timing; see

val(PCICLK)bs

val(PCICLK)ptp

dZ(act)

d(act)Z

PCI reset timing

rst

Figure 7

PCICLK cycle time 30 - 32 ns PCICLK HIGH time 11 - - ns PCICLK LOW time 11 - - ns PCICLK slew rate 1 - 4 V/ns RST# slew rate 50 - - mV/ns

Figure 8

setup time to PCICLK

7--ns

(bus signal) setup time to PCICLK

[1]

10--ns

(point-to-point) input hold time from PCICLK 0 - - ns

Figure 9

PCICLK to signal valid delay

2 - 11 ns

(bus signal) PCICLK to signal valid delay

[1]

2 - 12 ns

(point-to-point) ﬂoat to active delay 2 - - ns active to ﬂoat delay - - 28 ns

reset active time after CLK

1--ms

stable

[1] REQ# and GNT# are point-to-point signals. GNT# has a setup of 10 ns; REQ# has a setup of 12 ns. All others are bus signals.

cyc(PCICLK)

0.6V

0.5V

0.4V

0.3V

0.2V

CC(I/O) CC(I/O)

CC(I/O) CC(I/O) CC(I/O)

HIGH(PCICLK)

LOW(PCICLK)

minimum value

0.4V

CC(I/O)

004aaa604

Fig 7. PCI clock.

Product data sheet Rev. 01 — 14 July 2005 85 of 98

Page 86

Philips Semiconductors

CLK

INPUT

DELAY

Fig 8. PCI input timing.

CLK

val(PCICLK)bs

val(PCICLK)ptp

su(PCICLK)bs

su(PCICLK)ptp

inputs valid

;

0.615V

h(PCICLK)

CC(I/O)

(falling edge)

ISP1562

USB PCI Host Controller

0.6V

CC(I/O)

0.4V

CC(I/O)

0.2V

CC(I/O)

0.6V

CC(I/O)

0.4V

CC(I/O)

0.2V

CC(I/O)

004aaa605

0.6V

CC(I/O)

0.4V

CC(I/O)

0.2V

CC(I/O)

OUTPUT

DELAY

OUTPUT

Fig 9. PCI output timing.

USBbit

+3.3 V

differential

data lines

0 V

crossover point

differential data to

SE0/EOP skew

N × t

USBbit

dZ(act)

+ t

DEOP

0.285V

CC(I/O)

d(act)Z

crossover point

extended

(rising edge)

004aaa606

source EOP width: t receiver EOP width: t

EOPT

EOPR

004aaa704

is the bit duration (USB data).

USBbit

is the source jitter for differential transition to SEO transition.

DEOP

Full-speed and low-speed timing symbols have a subscript preﬁx ‘F’ and ‘L’, respectively.

Fig 10. USB source differential data-to-EOP transition skew and EOP width.

Product data sheet Rev. 01 — 14 July 2005 86 of 98

Page 87

Philips Semiconductors

17. Package outline

ISP1562

USB PCI Host Controller

LQFP100: plastic low profile quad flat package; 100 leads; body 14 x 14 x 1.4 mm

pin 1 index

w M

SOT407-1

(A )

100

DIMENSIONS (mm are the original dimensions)

UNIT

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION

SOT407-1 136E20 MS-026

A1A2A3bpcE

max.

0.15

0.05

1.45

1.35

IEC JEDEC JEITA

1.6

0.25

w M

0.27

0.17

0.20

0.09

0 5 10 mm

(1)

(1) (1)(1)

14.1

13.9

REFERENCES

v M

scale

eHELL

16.25

0.5

15.75

detail X

Zywv θ

1.15

0.85

1.15

0.85

ISSUE DATE

00-02-01 03-02-20

o o

0.75

0.45

0.08 0.080.21

EUROPEAN

PROJECTION

16.25

15.75

Fig 11. Package outline SOT407-1 (LQFP100).

Product data sheet Rev. 01 — 14 July 2005 87 of 98

Page 88

Philips Semiconductors

18. Soldering

18.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for ﬁne pitch SMDs. In these situations reﬂow soldering is recommended.

18.2 Reﬂow soldering

Reﬂow soldering requires solder paste (a suspension of ﬁne solder particles, ﬂux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reﬂowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

ISP1562

USB PCI Host Controller

Data Handbook IC26; Integrated Circuit Packages

Typical reﬂow peak temperatures range from 215 °Cto270°C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

• below 225 °C (SnPb process) or below 245 °C (Pb-free process)

– for all BGA, HTSSON..T and SSOP..T packages – for packages with a thickness ≥ 2.5 mm – for packages with a thickness < 2.5 mm and a volume ≥ 350 mm3 so called

thick/large packages.

• below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a

thickness < 2.5 mm and a volume < 350 mm3 so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

18.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was speciﬁcally developed.

If wave soldering is used the following conditions must be observed for optimal results:

• Use a double-wave soldering method comprising a turbulent wave with high upward

pressure followed by a smooth laminar wave.

• For packages with leads on two sides and a pitch (e):

– larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be

parallel to the transport direction of the printed-circuit board;

Product data sheet Rev. 01 — 14 July 2005 88 of 98

Page 89

Philips Semiconductors

– smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to

the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be ﬁxed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated ﬂux will eliminate the need for removal of corrosive residues in most applications.

18.4 Manual soldering

Fix the component by ﬁrst soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the ﬂat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

ISP1562

USB PCI Host Controller

transport direction of the printed-circuit board.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 °C and 320 °C.

18.5 Package related soldering information

Table 123: Suitability of surface mount IC packages for wave and reﬂow soldering methods

Package

BGA, HTSSON..T SSOP..T

DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS

PLCC LQFP, QFP, TQFP not recommended SSOP, TSSOP, VSO, VSSOP not recommended CWQCCN..L

[1] For more detailed information on the BGA packages refer to the

[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the

[3] These transparent plastic packages are extremely sensitive to reﬂow soldering conditions and must on no

[1]

Soldering method Wave Reﬂow

[3]

, LBGA, LFBGA, SQFP,

, TFBGA, VFBGA, XSON

not suitable suitable

not suitable

[5]

, SO, SOJ suitable suitable

[8]

, PMFP

order a copy from your Philips Semiconductors sales ofﬁce.

maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the

Packages; Section: Packing Methods

account be processed through more than one soldering cycle or subjected to infrared reﬂow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reﬂow oven. The package body peak temperature must be kept as low as possible.

[9]

, WQCCN..L

[8]

not suitable not suitable

[4]

[5] [6] [7]

(LF)BGA Application Note

Data Handbook IC26; Integrated Circuit

suitable

suitable suitable

(AN01026);

[2]

Product data sheet Rev. 01 — 14 July 2005 89 of 98

Page 90

Philips Semiconductors

[4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the

solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.

[5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave

direction. The package footprint must incorporate solder thieves downstream and at the side corners.

[6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is

deﬁnitely not suitable for packages with a pitch (e) equal to or smaller than 0.65mm.

[7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger

than 0.65 mm; it is deﬁnitely not suitable for packages with a pitch (e) equal to or smaller than 0.5mm.

[8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered

pre-mounted on ﬂex foil. However, the image sensor package can be mounted by the client on a ﬂex foil by using a hot bar soldering process. The appropriate soldering proﬁle can be provided on request.

[9] Hot bar soldering or manual soldering is suitable for PMFP packages.

19. Abbreviations

Table 124: Abbreviations

Acronym Description

CMOS Complementary Metal-Oxide Semiconductor DID Device ID EEPROM Electrically Erasable Programmable Read-Only Memory EHCI Enhanced Host Controller Interface EMI Electro-Magnetic Interference ESD Electro-Static Discharge HC Host Controller HCCA Host Controller Communication Area HCD Host Controller Driver OHCI Open Host Controller Interface PCI Peripheral Component Interconnect PCI-SIG PCI-Special Interest Group PLL Phase-Locked Loop PMC Power Management Capabilities PME Power Management Event PMCSR Power Management Control/Status POR Power-On Reset STB Set-Top Box USB Universal Serial Bus VID Vendor ID

ISP1562

USB PCI Host Controller

20. References

[1] Universal Serial Bus Speciﬁcation Rev. 2.0 [2] Enhanced Host Controller Interface Speciﬁcation for Universal Serial Bus Rev. 1.0 [3] Open Host Controller Interface Speciﬁcation for USB Rev. 1.0a [4] PCI Local Bus Speciﬁcation Rev. 2.2 [5] PCI Bus Power Management Interface Speciﬁcation Rev. 1.1

Product data sheet Rev. 01 — 14 July 2005 90 of 98

Page 91

Philips Semiconductors

USB PCI Host Controller

[6] The I2C-bus Speciﬁcation, Version 2.1.

ISP1562

21. Revision history

Table 125: Revision history

Document ID Release date Data sheet status Change notice Doc. number Supersedes

ISP1562_1 20050714 Product data sheet - 9397 750 14223 -

Product data sheet Rev. 01 — 14 July 2005 91 of 98

Page 92

Philips Semiconductors

22. Data sheet status

ISP1562

USB PCI Host Controller

Level Data sheet status

I Objective data Development This data sheet contains data from the objective speciﬁcation for product development. Philips

II Preliminary data Qualiﬁcation This data sheet contains datafromthe preliminary speciﬁcation. Supplementary data will bepublished

III Product data Production This data sheet contains data from the product speciﬁcation. Philips Semiconductors reserves the

[1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at

URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

[1]

Product status

23. Deﬁnitions

Short-form speciﬁcation — The data in a short-form speciﬁcation is

extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values deﬁnition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the speciﬁcation is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the speciﬁed use without further testing or modiﬁcation.

[2] [3]

Deﬁnition

Semiconductors reserves the right to change the speciﬁcation in any manner without notice.

at a later date. Philips Semiconductors reserves the right to change the speciﬁcation without notice, in order to improve the design and supply the best possible product.

right to make changes at any time in order to improvethe design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notiﬁcation (CPCN).

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status ‘Production’), relevant changes will be communicated via a Customer Product/Process Change Notiﬁcation (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, andmakes no representations or warrantiesthat these products are free from patent, copyright,or mask work right infringement, unless otherwise speciﬁed.

25. Trademarks

24. Disclaimers

Life support — These products are not designed for use in life support

appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.

C-bus — wordmark and logo are trademarks of Koninklijke Philips

Electronics N.V.

26. Contact information

For additional information, please visit: http://www.semiconductors.philips.com For sales ofﬁce addresses, send an email to: sales.addresses@www.semiconductors.philips.com

Product data sheet Rev. 01 — 14 July 2005 92 of 98

Page 93

Philips Semiconductors

27. Tables

ISP1562

USB PCI Host Controller

Table 1: Ordering information . . . . . . . . . . . . . . . . . . . . .2

Table 2: Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5

Table 3: PCI conﬁguration space registers of OHCI1,

OHCI2 and EHCI . . . . . . . . . . . . . . . . . . . . . . .13

Table 4: VID - Vendor ID register (address 00h) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

Table 5: DID - Device ID register (address 02h) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

Table 6: Command register (address 04h) bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15

Table 7: Command register (address 04h) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

Table 8: Status register (address 06h) bit allocation . . .17 Table 9: Status register (address 06h) bit description . .17 Table 10: REVID - Revision ID register

(address 08h) bit description . . . . . . . . . . . . . .18

Table 11: Class Code register (address 09h)

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .19

Table 12: Class Code register (address 09h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .19

Table 13: CLS - CacheLine Size register

(address 0Ch) bit description . . . . . . . . . . . . . .20

Table 14: LT - Latency Timer register (address 0Dh)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .20

Table 15: Header Type register (address 0Eh) bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Table 16: Header Type register (address 0Eh) bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Table 17: BAR 0 - Base Address register 0

(address 10h) bit description . . . . . . . . . . . . . .21

Table 18: SVID - Subsystem Vendor ID register

(address 2Ch) bit description . . . . . . . . . . . . . .21

Table 19: SID - Subsystem ID register (address 2Eh)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .21

Table 20: CP - Capabilities Pointer register

(address 34h) bit description . . . . . . . . . . . . . .21

Table 21: IL - Interrupt Line register (address 3Ch)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .22

Table 22: IP - Interrupt Pin register (address 3Dh)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .22

Table 23: Min_Gnt - Minimum Grant register

(address 3Eh) bit description . . . . . . . . . . . . . .22

Table 24: Max_Lat - Maximum Latency register

(address 3Fh) bit description . . . . . . . . . . . . . .23

Table 25: EHCI-speciﬁc PCI registers . . . . . . . . . . . . . . .23

Table 26: SBRN - Serial Bus Release Number register

(address 60h) bit description . . . . . . . . . . . . . .24

Table 27: FLADJ - Frame Length Adjustment register

(address 61h) bit allocation . . . . . . . . . . . . . . . 24

Table 28: FLADJ - Frame Length Adjustment register

(address 61h) bit description . . . . . . . . . . . . . . 24

Table 29: PORTWAKECAP - Port Wake Capability

Table 30: Power Management registers . . . . . . . . . . . . . 25

Table 31: Cap_ID - Capability Identiﬁer register

bit description . . . . . . . . . . . . . . . . . . . . . . . . . 25

Table 32: Next_Item_Ptr - Next Item Pointer register

bit description . . . . . . . . . . . . . . . . . . . . . . . . . 26

Table 33: PMC - Power Management Capabilities

Table 34: PMC - Power Management Capabilities

Table 35: PMCSR - Power Management Control/Status

Table 36: PMCSR - Power Management Control/Status

Table 37: PMCSR_BSE - PMCSR PCI-to-PCI Bridge

Support Extensions register bit allocation . . . . 29

Table 38: PMCSR_BSE - PMCSR PCI-to-PCI Bridge

Support Extensions register bit description . . . 30

Table 39: PCI bus power and clock control . . . . . . . . . . . 30

Table 40: Data register bit description . . . . . . . . . . . . . . 30

Table 41: USB Host Controller registers . . . . . . . . . . . . .33

Table 42: HcRevision - Host Controller Revision

Table 43: HcRevision - Host Controller Revision

Table 44: HcControl - Host Controller Control

Table 45: HcControl - Host Controller Control

Table 46: HcCommandStatus - Host Controller

Command Status register bit allocation . . . . .38

Table 47: HcCommandStatus - Host Controller

Command Status register bit description . . . .38

Table 48: HcInterruptStatus - Host Controller

Interrupt Status register bit allocation . . . . . . .39

Table 49: HcInterruptStatus - Host Controller

Interrupt Status register bit description . . . . . .40

Table 50: HcInterruptEnable - Host Controller

Interrupt Enable register bit allocation . . . . . . .41

Table 51: HcInterruptEnable - Host Controller

Interrupt Enable register bit description . . . . .41

Table 52: HcInterruptDisable - Host Controller

Interrupt Disable register bit allocation . . . . . . 42

Table 53: HcInterruptDisable - Host Controller

continued >>

Product data sheet Rev. 01 — 14 July 2005 93 of 98

Page 94

Philips Semiconductors

ISP1562

USB PCI Host Controller

Interrupt Disable register bit description . . . . .43

Table 54: HcHCCA - Host Controller Communication

Area register bit allocation . . . . . . . . . . . . . . . .44

Table 55: HcHCCA - Host Controller Communication

Area register bit description . . . . . . . . . . . . . . .44

Table 56: HcPeriodCurrentED - Host Controller

Period Current Endpoint Descriptor register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .44

Table 57: HcPeriodCurrentED - Host Controller

Period Current Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .45

Table 58: HcControlHeadED - Host Controller Control

Head Endpoint Descriptor register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .45

Table 59: HcControlHeadED - Host Controller Control

Head Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .46

Table 60: HcControlCurrentED - Host Controller

Control Current Endpoint Descriptor register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .46

Table 61: HcControlCurrentED - Host Controller

Control Current Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .46

Table 62: HcBulkHeadED - Host Controller Bulk Head

Endpoint Descriptor register bit allocation . . . .47

Table 63: HcBulkHeadED - Host Controller Bulk Head

Endpoint Descriptor register bit description . . .47

Table 64: HcBulkCurrentED - Host Controller Bulk

Current Endpoint Descriptor register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .47

Table 65: HcBulkCurrentED - Host Controller Bulk

Current Endpoint Descriptor register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .48

Table 66: HcDoneHead - Host Controller Done Head

Table 67: HcDoneHead - Host Controller Done Head

Table 68: HcFmInterval - Host Controller Frame

Interval register bit allocation . . . . . . . . . . . . . .49

Table 69: HcFmInterval - Host Controller Frame

Interval register bit description . . . . . . . . . . . . .50

Table 70: HcFmRemaining - Host Controller Frame

Remaining register bit allocation . . . . . . . . . . .51

Table 71: HcFmRemaining - Host Controller Frame

Remaining register bit description . . . . . . . . . .51

Table 72: HcFmNumber - Host Controller Frame

Number register bit allocation . . . . . . . . . . . . .51

Table 73: HcFmNumber - Host Controller Frame

Number register bit description . . . . . . . . . . . .52

Table 74: HcPeriodicStart - Host Controller Periodic

Start register bit allocation . . . . . . . . . . . . . . . .52

Table 75: HcPeriodicStart - Host Controller Periodic

Start register bit description . . . . . . . . . . . . . .53

Table 76: HcLSThreshold - Host Controller LS

Threshold register bit allocation . . . . . . . . . . .53

Table 77: HcLSThreshold - Host Controller LS

Threshold register bit description . . . . . . . . . . 54

Table 78: HcRhDescriptorA - Host Controller Root

Hub Descriptor A register bit allocation . . . . . . 54

Table 79: HcRhDescriptorA - Host Controller Root

Hub Descriptor A register bit description . . . . .55

Table 80: HcRhDescriptorB - Host Controller Root

Hub Descriptor B register bit allocation . . . . . . 56

Table 81: HcRhDescriptorB - Host Controller Root

Hub Descriptor B register bit description . . . . .56

Table 82: HcRhStatus - Host Controller Root Hub

Status register bit allocation . . . . . . . . . . . . . . 57

Table 83: HcRhStatus - Host Controller Root Hub

Status register bit description . . . . . . . . . . . . . 57

Table 84: HcRhPortStatus[4:1] - Host Controller Root

Hub Port Status[4:1] register bit allocation . . . 58 Table 85: HcRhPortStatus[4:1] - Host Controller Root

Hub Port Status[4:1] register bit description . .59 Table 86: CAPLENGTH/HCIVERSION - Capability

Registers Length/Host Controller Interface

Version Number register bit allocation . . . . . . .62

Table 87: CAPLENGTH/HCIVERSION - Capability

Registers Length/Host Controller Interface

Version Number register bit description . . . . .62

Table 88: HCSPARAMS - Host Controller Structural

Parameters register bit allocation . . . . . . . . . .62

Table 89: HCSPARAMS - Host Controller Structural

Parameters register bit description . . . . . . . . . 63

Table 90: HCCPARAMS - Host Controller Capability

Parameters register bit allocation . . . . . . . . . .64

Table 91: HCCPARAMS - Host Controller Capability

Parameters register bit description . . . . . . . . . 64

Table 92: USBCMD - USB Command register bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65

Table 93: USBCMD - USB Command register bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Table 94: USBSTS - USB Status register bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

Table 95: USBSTS - USB Status register bit

description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

Table 96: USBINTR - USB Interrupt Enable

Table 97: USBINTR - USB Interrupt Enable

Table 98: FRINDEX - Frame Index register bit

allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

Table 99: FRINDEX - Frame Index register bit

continued >>

Product data sheet Rev. 01 — 14 July 2005 94 of 98

Page 95

Philips Semiconductors

description . . . . . . . . . . . . . . . . . . . . . . . . . . . .72

Table 100:PERIODICLISTBASE - Periodic Frame List

Base Address register bit allocation . . . . . . . .72

Table 101:PERIODICLISTBASE - Periodic Frame List

Base Address register bit description . . . . . . .73

Table 102:ASYNCLISTADDR - Current Asynchronous

List Address register bit allocation . . . . . . . . . .73

Table 103:ASYNCLISTADDR - Current Asynchronous

List Address register bit description . . . . . . . . .74

Table 104:CONFIGFLAG - Conﬁgure Flag register

bit allocation . . . . . . . . . . . . . . . . . . . . . . . . . . .74

Table 105:CONFIGFLAG - Conﬁgure Flag register

bit description . . . . . . . . . . . . . . . . . . . . . . . . .74

Table 106:PORTSC 1, 2 - Port Status and Control 1, 2

Table 107:PORTSC 1, 2 - Port Status and Control 1, 2

Table 108:Power consumption . . . . . . . . . . . . . . . . . . . . .79

Table 109:Power consumption: S1 and S3 . . . . . . . . . . . .79

Table 110:Limiting values . . . . . . . . . . . . . . . . . . . . . . . . .80

Table 111:Recommended operating conditions . . . . . . . .80

Table 112:Static characteristics: I

(SDA and SCL) . . . . . . . . . . . . . . . . . . . . . . . .81

Table 113:Static characteristics: digital pins . . . . . . . . . . .81

Table 114:Static characteristics: PCI interface block . . . .81

Table 115:Static characteristics: USB interface block

(pins DM1 to DM2 and DP1 to DP2) . . . . . . . .81

Table 116:Dynamic characteristics: system clock

timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .83

Table 117:Dynamic characteristics: I

(SDA and SCL) . . . . . . . . . . . . . . . . . . . . . . . .83

Table 118:Dynamic characteristics: PCI interface

block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .83

Table 119:Dynamic characteristics: high-speed source

electrical characteristics . . . . . . . . . . . . . . . . .83

Table 120:Dynamic characteristics: full-speed source

electrical characteristics . . . . . . . . . . . . . . . . .84

Table 121:Dynamic characteristics: low-speed source

electrical characteristics . . . . . . . . . . . . . . . . .84

Table 122:PCI clock and IO timing . . . . . . . . . . . . . . . . . .85

Table 123:Suitability of surface mount IC packages for

wave and reﬂow soldering methods . . . . . . . . .89

Table 124:Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . .90

Table 125:Revision history . . . . . . . . . . . . . . . . . . . . . . . .91

C-bus interface

ISP1562

USB PCI Host Controller

continued >>

Product data sheet Rev. 01 — 14 July 2005 95 of 98

Page 96

Philips Semiconductors

28. Figures

Fig 1. Block diagram.. . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Fig 2. Pin conﬁguration.. . . . . . . . . . . . . . . . . . . . . . . . . .4

Fig 3. Power-on reset. . . . . . . . . . . . . . . . . . . . . . . . . . .11

Fig 4. Power supply connection. . . . . . . . . . . . . . . . . . .12

Fig 5. EEPROM connection diagram. . . . . . . . . . . . . . .31

Fig 6. Information loading from EEPROM.. . . . . . . . . . .32

Fig 7. PCI clock.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .85

Fig 8. PCI input timing.. . . . . . . . . . . . . . . . . . . . . . . . . .86

Fig 9. PCI output timing. . . . . . . . . . . . . . . . . . . . . . . . .86

Fig 10. USB source differential data-to-EOP transition

skew and EOP width.. . . . . . . . . . . . . . . . . . . . . .86

Fig 11. Package outline SOT407-1 (LQFP100). . . . . . . .87

ISP1562

USB PCI Host Controller

continued >>

Product data sheet Rev. 01 — 14 July 2005 96 of 98

Page 97

Philips Semiconductors

29. Contents

ISP1562

USB PCI Host Controller

1 General description . . . . . . . . . . . . . . . . . . . . . . 1

2 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1

3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2

4 Ordering information. . . . . . . . . . . . . . . . . . . . . 2

5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3

6 Pinning information. . . . . . . . . . . . . . . . . . . . . . 4

6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4

6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5

7 Functional description . . . . . . . . . . . . . . . . . . 10

7.1 OHCI Host Controller . . . . . . . . . . . . . . . . . . . 10

7.2 EHCI Host Controller . . . . . . . . . . . . . . . . . . . 10

7.3 Dynamic port-routing logic . . . . . . . . . . . . . . . 10

7.4 Hi-Speed USB analog transceivers . . . . . . . . 10

7.5 Power management . . . . . . . . . . . . . . . . . . . . 10

7.6 Phase-Locked Loop (PLL) . . . . . . . . . . . . . . . 10

7.7 Power-On Reset (POR) . . . . . . . . . . . . . . . . . 11

7.8 Power supply . . . . . . . . . . . . . . . . . . . . . . . . . 11

8 PCI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

8.1 PCI interface. . . . . . . . . . . . . . . . . . . . . . . . . . 12

8.1.1 PCI conﬁguration space . . . . . . . . . . . . . . . . . 13

8.1.2 PCI initiator and target . . . . . . . . . . . . . . . . . . 13

8.2 PCI conﬁguration registers. . . . . . . . . . . . . . . 13

8.2.1 PCI conﬁguration header registers . . . . . . . . . 14

8.2.1.1 Vendor ID register. . . . . . . . . . . . . . . . . . . . . . 14

8.2.1.2 Device ID register. . . . . . . . . . . . . . . . . . . . . . 15

8.2.1.3 Command register . . . . . . . . . . . . . . . . . . . . . 15

8.2.1.4 Status register. . . . . . . . . . . . . . . . . . . . . . . . . 17

8.2.1.5 Revision ID register . . . . . . . . . . . . . . . . . . . . 18

8.2.1.6 Class Code register . . . . . . . . . . . . . . . . . . . . 18

8.2.1.7 CacheLine Size register . . . . . . . . . . . . . . . . . 19

8.2.1.8 Latency Timer register . . . . . . . . . . . . . . . . . . 20

8.2.1.9 Header Type register . . . . . . . . . . . . . . . . . . . 20

8.2.1.10 Base Address register 0 . . . . . . . . . . . . . . . . . 20

8.2.1.11 Subsystem Vendor ID register . . . . . . . . . . . . 21

8.2.1.12 Subsystem ID register . . . . . . . . . . . . . . . . . . 21

8.2.1.13 Capabilities Pointer register . . . . . . . . . . . . . . 21

8.2.1.14 Interrupt Line register . . . . . . . . . . . . . . . . . . . 22

8.2.1.15 Interrupt Pin register. . . . . . . . . . . . . . . . . . . . 22

8.2.1.16 Min_Gnt and Max_Lat registers . . . . . . . . . . . 22

8.2.1.17 TRDY Timeout register. . . . . . . . . . . . . . . . . . 23

8.2.1.18 Retry Timeout register . . . . . . . . . . . . . . . . . . 23

8.2.2 Enhanced Host Controller-speciﬁc PCI

registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

8.2.2.1 SBRN register. . . . . . . . . . . . . . . . . . . . . . . . . 23

8.2.2.2 FLADJ register . . . . . . . . . . . . . . . . . . . . . . . . 24

8.2.2.3 PORTWAKECAP register. . . . . . . . . . . . . . . . 24

8.2.3 Power management registers. . . . . . . . . . . . . 25

8.2.3.1 Cap_ID register . . . . . . . . . . . . . . . . . . . . . . . 25

8.2.3.2 Next_Item_Ptr register. . . . . . . . . . . . . . . . . . 25

8.2.3.3 PMC register . . . . . . . . . . . . . . . . . . . . . . . . . 26

8.2.3.4 PMCSR register. . . . . . . . . . . . . . . . . . . . . . . 27

8.2.3.5 PMCSR_BSE register . . . . . . . . . . . . . . . . . . 29

8.2.3.6 Data register. . . . . . . . . . . . . . . . . . . . . . . . . . 30

9.1 Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

9.2 Hardware connections. . . . . . . . . . . . . . . . . . 31

9.3 Information loading from EEPROM . . . . . . . . 32

10 Power management. . . . . . . . . . . . . . . . . . . . . 32

10.1 PCI bus power states. . . . . . . . . . . . . . . . . . . 32

10.2 USB bus states . . . . . . . . . . . . . . . . . . . . . . . 33

11 USB Host Controller registers . . . . . . . . . . . . 33

11.1 OHCI USB Host Controller operational

11.1.1 HcRevision register . . . . . . . . . . . . . . . . . . . . 34

11.1.2 HcControl register . . . . . . . . . . . . . . . . . . . . . 35

11.1.3 HcCommandStatus register. . . . . . . . . . . . . . 37

11.1.4 HcInterruptStatus register . . . . . . . . . . . . . . . 39

11.1.5 HcInterruptEnable register. . . . . . . . . . . . . . . 41

11.1.6 HcInterruptDisable register . . . . . . . . . . . . . . 42

11.1.7 HcHCCA register . . . . . . . . . . . . . . . . . . . . . . 44

11.1.8 HcPeriodCurrentED register. . . . . . . . . . . . . . 44

11.1.9 HcControlHeadED register. . . . . . . . . . . . . . . 45

11.1.10 HcControlCurrentED register . . . . . . . . . . . . . 46

11.1.11 HcBulkHeadED register . . . . . . . . . . . . . . . . . 47

11.1.12 HcBulkCurrentED register . . . . . . . . . . . . . . . 47

11.1.13 HcDoneHead register. . . . . . . . . . . . . . . . . . . 48

11.1.14 HcFmInterval register. . . . . . . . . . . . . . . . . . . 49

11.1.15 HcFmRemaining register . . . . . . . . . . . . . . . . 50

11.1.16 HcFmNumber register . . . . . . . . . . . . . . . . . . 51

11.1.17 HcPeriodicStart register . . . . . . . . . . . . . . . . . 52

11.1.18 HcLSThreshold register . . . . . . . . . . . . . . . . . 53

11.1.19 HcRhDescriptorA register . . . . . . . . . . . . . . . 54

11.1.20 HcRhDescriptorB register . . . . . . . . . . . . . . . 55

11.1.21 HcRhStatus register. . . . . . . . . . . . . . . . . . . . 56

11.1.22 HcRhPortStatus[4:1] register . . . . . . . . . . . . . 58

11.2 EHCI controller capability registers . . . . . . . . 61

11.2.1 CAPLENGTH/HCIVERSION register. . . . . . . 61

11.2.2 HCSPARAMS register . . . . . . . . . . . . . . . . . . 62

11.2.3 HCCPARAMS register . . . . . . . . . . . . . . . . . . 64

11.2.4 HCSP-PORTROUTE register. . . . . . . . . . . . . 65

11.3 Operational registers of Enhanced USB

11.3.1 USBCMD register. . . . . . . . . . . . . . . . . . . . . . 65

C-bus interface . . . . . . . . . . . . . . . . . . . . . . . 31

registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Host Controller. . . . . . . . . . . . . . . . . . . . . . . . 65

continued >>

Product data sheet Rev. 01 — 14 July 2005 97 of 98

Page 98

Philips Semiconductors

11.3.2 USBSTS register . . . . . . . . . . . . . . . . . . . . . . 67

11.3.3 USBINTR register. . . . . . . . . . . . . . . . . . . . . . 69

11.3.4 FRINDEX register. . . . . . . . . . . . . . . . . . . . . . 71

11.3.5 PERIODICLISTBASE register . . . . . . . . . . . . 72

11.3.6 ASYNCLISTADDR register. . . . . . . . . . . . . . . 73

11.3.7 CONFIGFLAG register . . . . . . . . . . . . . . . . . . 74

11.3.8 PORTSC registers 1, 2. . . . . . . . . . . . . . . . . . 74

12 Power consumption. . . . . . . . . . . . . . . . . . . . . 79

13 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 80

14 Recommended operating conditions. . . . . . . 80

15 Static characteristics. . . . . . . . . . . . . . . . . . . . 81

16 Dynamic characteristics . . . . . . . . . . . . . . . . . 83

16.1 Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

17 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 87

18 Soldering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88

18.1 Introduction to soldering surface mount

packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88

18.2 Reﬂow soldering. . . . . . . . . . . . . . . . . . . . . . . 88

18.3 Wave soldering. . . . . . . . . . . . . . . . . . . . . . . . 88

18.4 Manual soldering . . . . . . . . . . . . . . . . . . . . . . 89

18.5 Package related soldering information . . . . . . 89

19 Abbreviations. . . . . . . . . . . . . . . . . . . . . . . . . . 90

20 References . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

21 Revision history. . . . . . . . . . . . . . . . . . . . . . . . 91

22 Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 92

23 Deﬁnitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

24 Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

25 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 92

26 Contact information . . . . . . . . . . . . . . . . . . . . 92

ISP1562

USB PCI Host Controller

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Published in The Netherlands

Date of release: 14 July 2005

Document number: 9397 750 14223