The MC74HC04A is identical in pinout to the LS04 and the
MC14069. The device inputs are compatible with Standard CMOS
outputs; with pullup resistors, they are compatible with LSTTL
outputs.
The device consists of six three−stage inverters.
Features
• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1 A
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance With the JEDEC Standard No. 7A Requirements
• Chip Complexity: 36 FETs or 9 Equivalent Gates
• Pb−Free Packages are Available*
LOGIC DIAGRAM
A2
A3
A4
1
3
5
9
2
Y1A1
4
Y2
6
Y3
Y = A
8
Y4
14
14
14
http://onsemi.com
PDIP−14
N SUFFIX
1
1
CASE 646
SOIC−14
D SUFFIX
CASE 751A
TSSOP−14
DT SUFFIX
CASE 948G
1
A= Assembly Location
WL or L = Wafer Lot
YY or Y = Year
WW or W = Work Week
MARKING
DIAGRAMS
14
MC74HC04AN
AWLYYWW
1
14
HC04A
AWLYWW
1
14
HC
04
ALYW
1
A5
A6
11
13
10
Y5
12
Y6
Pinout: 14−Lead Packages (Top View)
V
A6Y6A5Y5A4Y4
CC
131412111098
2134567
A1Y1A2Y2A3Y3GND
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
Semiconductor Components Industries, LLC, 2005
May, 2005 − Rev. 10
1Publication Order Number:
FUNCTION TABLE
InputsOutputs
A
L
H
Y
H
L
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
MC74HC04A/D
MC74HC04A
ОООООООООООООООООООООО
ОООООООООООООООООООООО
ОООООООООООООООООООООО
ОООООООООООООООООООООО
ОООООООООООООООООООООО
ОООООООООООООООООООООО
Î
Î
ОООООООООООООООООООООО
Î
Î
Î
Î
Î
Î
Î
Î
ОООООООООООООООООООООО
Î
Î
Î
Î
ОООООООООООООООООООООО
ОООООООООООООООООООООО
ОООООООООООООООООООООО
ОООООООООООООООООООООО
Î
ОООООООООООООООООООООО
Î
Î
Î
Î
Î
†
MAXIMUM RATINGS
Symbol
V
CC
V
V
out
I
in
I
out
I
CC
P
ÎÎÎ
ÎÎÎ
T
stg
T
ÎÎÎ
DC Supply Voltage (Referenced to GND)
DC Input Voltage (Referenced to GND)
in
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
DC Output Current, per Pin
DC Supply Current, VCC and GND Pins
Power Dissipation in Still Air,Plastic DIP†
D
ОООООООООООООООООООО
ОООООООООООООООООООО
Storage Temperature
Lead Temperature, 1 mm from Case for 10 Seconds
L
ОООООООООООООООООООО
Plastic DIP, SOIC or TSSOP Package
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously . If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
*This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be
taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, V
V
should be constrained to the range GND (Vin or V
out
(e.g., either GND or V
†Derating − Plastic DIP: – 10 mW/C from 65 to 125C
). Unused outputs must be left open.
CC
SOIC Package: – 7 mW/C from 65 to 125C
TSSOP Package: − 6.1 mW/C from 65 to 125C
For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High−Speed CMOS Data Book (DL129/D).
Parameter
Value
– 0.5 to + 7.0
– 0.5 to VCC + 0.5
– 0.5 to VCC + 0.5
± 20
± 25
± 50
750
SOIC Package†
TSSOP Package†
ÎÎÎÎ
500
450
ÎÎÎÎ
– 65 to + 150
ÎÎÎÎ
260
) VCC. Unused inputs must always be tied to an appropriate logic voltage level
out
Unit
mA
mA
mA
mW
Î
Î
C
C
Î
V
V
V
in
and
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
Vin, V
out
T
A
tr, t
f
ÎÎÎ
DC Supply Voltage (Referenced to GND)
DC Input Voltage, Output Voltage (Referenced to GND)
Operating Temperature, All Package Types
Input Rise and Fall TimeVCC = 2.0 V
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH OR GATE BURRS SHALL NOT
EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL
NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE
DAMBAR PROTRUSION. ALLOWABLE
DAMBAR PROTRUSION SHALL BE 0.08
(0.003) TOTAL IN EXCESS OF THE K
DIMENSION AT MAXIMUM MATERIAL
CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE
DETERMINED AT DATUM PLANE −W−.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
http://onsemi.com
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.
MC74HC04A/D
6
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.