MC10EP32, MC100EP32
3.3V / 5VECL 2 Divider
The MC10/100EP32 is an integrated 2 divider with differential
CLK inputs.
The V
this device only. For single−ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple V
and VCC via a 0.01 F capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
The reset pin is asynchronous and is asserted on the rising edge.
Upon power−up, the internal flip−flops will attain a random state; the
reset allows for the synchronization of multiple EP32’s in a system.
The 100 Series contains temperature compensation.
• 350 ps Typical Propagation Delay
• Maximum Frequency > 4 GHz Typical (Figure 3)
• PECL Mode Operating Range:
VCC = 3.0 V to 5.5 V with VEE = 0 V
• NECL Mode Operating Range:
VCC = 0 V with VEE = −3.0 V to −5.5 V
• Open Input Default State
• Safety Clamp on Inputs
• Q Output Will Default LOW with Inputs Open or at V
• Pb−Free Package is Available
pin, an internally generated voltage supply, is available to
BB
should be left open.
BB
EE
BB
http://onsemi.com
8
1
SOIC−8
D SUFFIX
CASE 751
8
1
TSSOP−8
DT SUFFIX
CASE 948R
H = MC10
K = MC100
A = Assembly Location
8
1
8
1
MARKING DIAGRAMS*
8
HEP32
ALYW
HP32
ALYW
L = Wafer Lot
Y = Year
W = Work Week
KEP32
ALYW
1
8
KP32
ALYW
1
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
Semiconductor Components Industries, LLC, 2004
June, 2004 − Rev. 7
1 Publication Order Number:
MC10EP32/D
MC10EP32, MC100EP32
RESET
1
R
CLK
2
2
3
CLK
45
V
BB
Figure 1. 8−Lead Pinout (Top View) and Logic
Diagram
78Q
6
V
Q
V
CC
EE
Table 1. PIN DESCRIPTION
Pin Function
CLK, CLK* ECL Clock Inputs
Reset* ECL Asynchronous Reset
V
BB
Q, Q ECL Data Outputs
V
CC
V
EE
*Pins will default LOW when left open.
Reference Voltage Output
Positive Supply
Negative Supply
Table 2. TRUTH TABLE
CLK CLK RESET Q Q
X
Z
Z = LOW to HIGH Transition
Z = HIGH to LOW Transition
F = Divide by 2 Function
X
Z
Z
L
L
F
H
F
CLK
t
RR
RESET
Q
Figure 2. Timing Diagram
Table 3. ATTRIBUTES
Characteristics Value
Internal Input Pulldown Resistor 75 k
Internal Input Pullup Resistor N/A
ESD Protection Human Body Model
Machine Model
Charged Device Model
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Level 1
Flammability Rating Oxygen Index: 28 to 34 UL 94 V−0 @ 0.125 in
Transistor Count 78 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note AND8003/D.
> 4 kV
> 200 V
> 2 kV
http://onsemi.com
2
MC10EP32, MC100EP32
Table 4. MAXIMUM RATINGS
Symbol Parameter Condition 1 Condition 2 Rating Unit
V
CC
V
EE
V
I
I
out
I
BB
T
A
T
stg
JA
JC
JA
JC
T
sol
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously . If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
PECL Mode Power Supply VEE = 0 V 6 V
NECL Mode Power Supply VCC = 0 V −6 V
PECL Mode Input Voltage
NECL Mode Input Voltage
Output Current Continuous
VEE = 0 V
V
= 0 V
CC
Surge
VI V
VI V
CC
EE
6
−6
50
100
V
V
mA
mA
VBB Sink/Source ± 0.5 mA
Operating Temperature Range −40 to +85 °C
Storage Temperature Range −65 to +150 °C
Thermal Resistance (Junction−to−Ambient) 0 lfpm
500 lfpm
SOIC−8
SOIC−8
190
130
°C/W
°C/W
Thermal Resistance (Junction−to−Case) Standard Board SOIC−8 41 to 44 °C/W
Thermal Resistance (Junction−to−Ambient) 0 lfpm
500 lfpm
TSSOP−8
TSSOP−8
185
140
°C/W
°C/W
Thermal Resistance (Junction−to−Case) Standard Board TSSOP−8 41 to 44 °C/W
Wave Solder <2 to 3 sec @ 248°C 265 °C
Table 5. 10EP DC CHARACTERISTICS, PECL V
= 3.3 V, VEE = 0 V (Note 2)
CC
−40°C 25°C 85°C
Symbol Characteristic
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Power Supply Current 23 30 37 23 30 37 23 30 37 mA
Output HIGH Voltage (Note 3) 2165 2290 2415 2230 2355 2480 2290 2415 2540 mV
Output LOW Voltage (Note 3) 1365 1490 1615 1430 1555 1680 1490 1615 1740 mV
Input HIGH Voltage (Single−Ended) 2090 2415 2155 2480 2215 2540 mV
Input LOW Voltage (Single−Ended) 1365 1690 1430 1755 1490 1815 mV
Output Voltage Reference 1790 1890 1990 1855 1955 2055 1915 2015 2115 mV
Input HIGH Voltage Common Mode
Range (Differential Configuration) (Note 4)
Input HIGH Current 150 150 150 A
Input LOW Current 0.5 0.5 0.5 A
Min Typ Max Min Typ Max Min Typ Max
2.0 3.3 2.0 3.3 2.0 3.3 V
Unit
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
2. Input and output parameters vary 1:1 with V
3. All loading with 50 to V
4. V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +0.3 V to −2.2 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
IHCMR
http://onsemi.com
3
MC10EP32, MC100EP32
Table 6. 10EP DC CHARACTERISTICS, PECL V
= 5.0 V, VEE = 0 V (Note 5)
CC
−40°C 25°C 85°C
Symbol Characteristic
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Power Supply Current 23 30 37 23 30 37 23 30 37 mA
Output HIGH Voltage (Note 6) 3865 3990 4115 3930 4055 4180 3990 4115 4240 mV
Output LOW Voltage (Note 6) 3065 3190 3315 3130 3255 3380 3190 3315 3440 mV
Input HIGH Voltage (Single−Ended) 3790 4115 3855 4180 3915 4240 mV
Input LOW Voltage (Single−Ended) 3065 3390 3130 3455 3190 3515 mV
Output Voltage Reference 3490 3590 3690 3555 3655 3755 3615 3715 3815 mV
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 7)
Input HIGH Current 150 150 150 A
Input LOW Current 0.5 0.5 0.5 A
Min Typ Max Min Typ Max Min Typ Max
2.0 5.0 2.0 5.0 2.0 5.0 V
Unit
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
5. Input and output parameters vary 1:1 with V
6. All loading with 50 to V
7. V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +2.0 V to −0.5 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
IHCMR
Table 7. 10EP DC CHARACTERISTICS, NECL V
= 0 V; VEE = −5.5 V to −3.0 V (Note 8)
CC
−40°C 25°C 85°C
Symbol Characteristic
I
EE
Power Supply Current 23 30 37 23 30 37 23 30 37 mA
Min Typ Max Min Typ Max Min Typ Max
Unit
VOH Output HIGH Voltage (Note 9) −1135 −1010 −885 −1070 −945 −820 −1010 −885 −760 mV
V
OL
V
IH
V
IL
V
BB
V
IHCMR
Output LOW Voltage (Note 9) −1935 −1810 −1685 −1870 −1745 −1620 −1810 −1685 −1560 mV
Input HIGH Voltage (Single−Ended) −1210 −885 −1145 −820 −1085 −760 mV
Input LOW Voltage (Single−Ended) −1935 −1610 −1870 −1545 −1810 −1485 mV
Output Voltage Reference −1510 −1410 −1310 −1445 −1345 −1245 −1385 −1285 −1185 mV
Input HIGH Voltage Common Mode
VEE+2.0 0.0 VEE+2.0 0.0 VEE+2.0 0.0 V
Range (Differential Configuration)
(Note 10)
I
IH
I
IL
Input HIGH Current 150 150 150 A
Input LOW Current 0.5 0.5 0.5 A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
8. Input and output parameters vary 1:1 with V
9. All loading with 50 to V
10.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
IHCMR
http://onsemi.com
4
MC10EP32, MC100EP32
Table 8. 100EP DC CHARACTERISTICS, PECL V
= 3.3 V, VEE = 0 V (Note 11)
CC
−40°C 25°C 85°C
Symbol Characteristic
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Power Supply Current 23 30 37 26 34 40 28 36 42 mA
Output HIGH Voltage (Note 12) 2155 2280 2405 2155 2280 2405 2155 2280 2405 mV
Output LOW Voltage (Note 12) 1355 1480 1605 1355 1480 1605 1355 1480 1605 mV
Input HIGH Voltage (Single−Ended) 2075 2420 2075 2420 2075 2420 mV
Input LOW Voltage (Single−Ended) 1355 1675 1355 1675 1355 1675 mV
Output Voltage Reference 1775 1875 1975 1775 1875 1975 1775 1875 1975 mV
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 13)
Input HIGH Current 150 150 150 A
Input LOW Current 0.5 0.5 0.5 A
Min Typ Max Min Typ Max Min Typ Max
2.0 3.3 2.0 3.3 2.0 3.3 V
Unit
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
11.Input and output parameters vary 1:1 with V
12.All loading with 50 to V
13.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +0.3 V to −2.2 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
IHCMR
Table 9. 100EP DC CHARACTERISTICS, PECL V
= 5.0 V, VEE = 0 V (Note 14)
CC
−40°C 25°C 85°C
Symbol Characteristic
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
I
IH
I
IL
Power Supply Current 23 30 37 26 34 40 28 36 42 mA
Output HIGH Voltage (Note 15) 3855 3980 4105 3855 3980 4105 3855 3980 4105 mV
Output LOW Voltage (Note 15) 3055 3180 3305 3055 3180 3305 3055 3180 3305 mV
Input HIGH Voltage (Single−Ended) 3775 4120 3775 4120 3775 4120 mV
Input LOW Voltage (Single−Ended) 3055 3375 3055 3375 3055 3375 mV
Output Voltage Reference 3475 3575 3675 3475 3575 3675 3475 3575 3675 mV
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 16)
Input HIGH Current 150 150 150 A
Input LOW Current 0.5 0.5 0.5 A
Min Typ Max Min Typ Max Min Typ Max
2.0 5.0 2.0 5.0 2.0 5.0 V
Unit
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
14.Input and output parameters vary 1:1 with V
15.All loading with 50 to V
16.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
. VEE can vary +2.0 V to −0.5 V.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
IHCMR
http://onsemi.com
5
MC10EP32, MC100EP32
Table 10. 100EP DC CHARACTERISTICS, NECL V
= 0 V; VEE = −5.5 V to −3.0 V (Note 17)
CC
−40°C 25°C 85°C
Symbol Characteristic
I
EE
V
OH
V
OL
V
IH
V
IL
V
BB
V
IHCMR
Power Supply Current 23 30 37 26 34 40 28 36 42 mA
Output HIGH Voltage (Note 18) −1145 −1020 −895 −1145 −1020 −895 −1145 −1020 −895 mV
Output LOW Voltage (Note 18) −1945 −1820 −1695 −1945 −1820 −1695 −1945 −1820 −1695 mV
Input HIGH Voltage (Single−Ended) −1225 −880 −1225 −880 −1225 −880 mV
Input LOW Voltage (Single−Ended) −1945 −1625 −1945 −1625 −1945 −1625 mV
Output Voltage Reference −1525 −1425 −1325 −1525 −1425 −1325 −1525 −1425 −1325 mV
Input HIGH Voltage Common Mode
Range (Differential Configuration)
Min Typ Max Min Typ Max Min Typ Max
VEE+2.0 0.0 VEE+2.0 0.0 VEE+2.0 0.0 V
Unit
(Note 19)
I
IH
I
IL
Input HIGH Current 150 150 150 A
Input LOW Current 0.5 0.5 0.5 A
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
17.Input and output parameters vary 1:1 with V
18.All loading with 50 to V
19.V
min varies 1:1 with VEE, V
IHCMR
input signal.
− 2.0 V.
CC
IHCMR
.
CC
max varies 1:1 with VCC. The V
range is referenced to the most positive side of the differential
IHCMR
Table 11. AC CHARACTERISTICS V
= 0 V; VEE = −3.0 V to −5.5 V or VCC = 3.0 V to 5.5 V; VEE = 0 V (Note 20)
CC
−40°C 25°C 85°C
Symbol Characteristic
V
t
PLH
t
PHL
OPP
Output Voltage Amplitude
(See Figure 3) fin < 3.5 GHz
,
Propagation Delay to
Output Differential CLK to Q, Q
10 Series RESET to Q, Q
100 Series RESET to Q, Q
t
RR
t
PW
t
JITTER
Set/Reset Recovery 200 175 200 175 200 175 ps
Minimum Pulse width RESET 550 475 550 475 550 475 ps
CLOCK Random Jitter (RMS)
f
V
PP
t
r
t
f
Input Voltage Swing
(Differential Configuration)
Output Rise/Fall Times Q, Q
(20% − 80%)
f
@ 4.0 GHz 640
in
f
< 3.5 GHz
in
@ 4.0 GHz
in
Min Typ Max Min Typ Max Min Typ Max
250
220
320
700
740
330
290
400
0.5
0.5
420
390
480
1.5
630
270
250
320
700
710
350
300
400
0.5
0.5
450
390
480
1.5
500
320
320
375
700
600
400
380
450
0.5
0.5
Unit
480
460
525
1.5
150 800 1200 150 800 1200 150 800 1200 mV
50 100 150 70 120 170 70 130 200 ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
20.Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 to V
− 2.0 V.
CC
mV
ps
ps
http://onsemi.com
6
MC10EP32, MC100EP32
850
800
750
700
650
600
550
500
450
400
350
300
250
, OUTPUT VOLTAGE (mV)
200
150
OPP
V
100
50
0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0
5.0 V
3.3 V
fin, INPUT FREQUENCY (GHz)
Figure 3. Input Frequency (fin) versus Typical Output Voltage (V
Zo = 50
Zo = 50
50 50
V
VTT = VCC − 2.0 V
TT
Driver
Device
QD
Q D
)
OPP
Receiver
Device
Figure 4. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D − Termination of ECL Logic Devices.)
ORDERING INFORMATION
Device Package Shipping
MC10EP32D SOIC−8 98 Units / Rail
MC10EP32DG SOIC−8 (Pb−Free) 98 Units / Rail
MC10EP32DR2 SOIC−8 2500 / Tape & Reel
MC10EP32DT TSSOP−8 100 Units / Rail
MC10EP32DTR2 TSSOP−8 2500 / Tape & Reel
MC100EP32D SOIC−8 98 Units / Rail
MC100EP32DR2 SOIC−8 2500 / Tape & Reel
MC100EP32DT TSSOP−8 100 Units / Rail
MC100EP32DTR2 TSSOP−8 2500 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
†
http://onsemi.com
7
MC10EP32, MC100EP32
Resource Reference of Application Notes
AN1405/D − ECL Clock Distribution Techniques
AN1406/D − Designing with PECL (ECL at +5.0 V)
AN1503/D − ECLinPS I/O SPiCE Modeling Kit
AN1504/D − Metastability and the ECLinPS Family
AN1568/D − Interfacing Between LVDS and ECL
AN1642/D − The ECL Translator Guide
AND8001/D − Odd Number Counters Design
AND8002/D − Marking and Date Codes
AND8020/D − Termination of ECL Logic Devices
AND8066/D − Interfacing with ECLinPS
AND8090/D − AC Characteristics of ECL Devices
http://onsemi.com
8
−Y−
−Z−
MC10EP32, MC100EP32
PACKAGE DIMENSIONS
SOIC−8 NB
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751−07
Y
ISSUE AB
M
N
X 45
K
M
J
−X−
A
58
B
1
S
0.25 (0.010)
4
M
G
C
SEATING
PLANE
0.10 (0.004)
H
D
0.25 (0.010) Z
M
Y
SXS
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
MILLIMETERS
DIMAMIN MAX MIN MAX
4.80 5.00 0.189 0.197
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.053 0.069
D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
H 0.10 0.25 0.004 0.010
J 0.19 0.25 0.007 0.010
K 0.40 1.27 0.016 0.050
M 0 8 0 8
N 0.25 0.50 0.010 0.020
S 5.80 6.20 0.228 0.244
INCHES
SOLDERING FOOTPRINT*
1.52
0.060
7.0
0.275
0.6
0.024
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
4.0
0.155
1.270
0.050
SCALE 6:1
inches
mm
http://onsemi.com
9
MC10EP32, MC100EP32
PACKAGE DIMENSIONS
TSSOP−8
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948R−02
ISSUE A
−T−
L
0.10 (0.004)
SEATING
PLANE
8x REFK
S
U0.15 (0.006) T
2X L/2
85
0.10 (0.004) V
M
B
PIN 1
IDENT
S
U0.15 (0.006) T
1
−U−
4
A
−V−
S
U
T
S
0.25 (0.010)
M
F
DETAIL E
C
D
G
DETAIL E
−W−
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH
OR GATE BURRS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25 (0.010)
PER SIDE.
5. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
6. DIMENSION A AND B ARE TO BE DETERMINED
AT DATUM PLANE −W−.
DIM MIN MAX MIN MAX
A 2.90 3.10 0.114 0.122
B 2.90 3.10 0.114 0.122
C 0.80 1.10 0.031 0.043
D 0.05 0.15 0.002 0.006
F 0.40 0.70 0.016 0.028
G 0.65 BSC 0.026 BSC
K 0.25 0.40 0.010 0.016
L 4.90 BSC 0.193 BSC
M 0 6 0 6
INCHESMILLIMETERS
ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer
purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
http://onsemi.com
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.
MC10EP32/D
10
WWW.ALLDATASHEET.COM
Copyright © Each Manufacturing Company.
All Datasheets cannot be modified without permission.
This datasheet has been download from :
www.AllDataSheet.com
100% Free DataSheet Search Site.
Free Download.
No Register.
Fast Search System.
www.AllDataSheet.com
Loading...