NXP LPC546, LPC540 Application Note
AN13168
Migration Guide from LPC546xx to LPC54(S)0xx and
LPC54(S)0xxJxM
AN13168
Rev. 0 — 03/21
Contents
1 Introduction
This document describes how to migrate from LPC546xx to LPC540xx
and LPC540xxJxM, and focuses on addressing the changes in functionality
between these two series of LPC MCUs.
For simplicity reasons, this document refers to LPC540xx/
LPC54S0xx and LPC540xxJxM/LPC54S0xxJxM as
LPC54(S)0xxJxM
respectively.
LPC54(S)0xx and LPC54(S)0xxJxM are basically the same, the only difference is that LPC54(S)0xx does not have
internal flash, while LPC54(S)0xxJxM has on-chip Quad SPI flash (connected on SPIFI interface internally).
LPC54(S)0xx
NOTE
and
1 Introduction......................................1
2 Flash, RAM, and EEPROM.............1
3 Package and pinout considerations
........................................................ 1
4 Peripherals and frequency.............. 2
5 Image protection and security......... 2
6 Conclusion.......................................3
7 Revision history...............................3
2 Flash, RAM, and EEPROM
The LPC546xx family of MCUs include up to 512 KB of flash, up to 200 KB of on-chip SRAM, and up to 16 kB of EEPROM memory.
Application Note
The LPC540xx/LPC54S0xx family includes 360 KB of on-chip SRAM and it supports Quad SPI Flash XIP. However, it does not
have internal flash.
LPC54018JxM / LPC54S018JxM family includes up to 4 MB of on-chip Quad SPI Serial Flash (connected on SPIFI interface), 360
KB of on-chip SRAM.
Table 1. Memory comparison
LPC546xx LPC540xx / LPC54S0xx LPC54018JxM / LPC54S018JxM
Flash up to 512 KB None up to 4 MB of on-chip Quad SPI Serial Flash
SRAM up to 200 KB 360 KB 360 KB
EEPROM up to 16 KB None None
NOTE
Memory mapping between LPC546xx and LPC540xx/LPC540xxJxM is different. Please refer to the corresponding
User Manual for details.
3 Package and pinout considerations
LPC546xx and LPC54(S)0xx have the below four packages:
• 100-pin, TFBGA
• 180-pin, TFBGA
• 208-pin, LQFP
NXP Semiconductors
Peripherals and frequency
• 100-pin, LQFP
LPC54(S)0xxJxM only has the 180-pin, TFBGA package.
Table 2. Package comparison
Package LPC546xx LPC54(S)0xx LPC54(S)0xxJxM
100-pin, TFBGA √ √ ×
180-pin, TFBGA √ √ √
208-pin, LQFP √ √ ×
100-pin, LQFP √ √ ×
NOTE
LPC546xx and LPC54(S)0xx are pin to pin compatible. However, LPC54(S)0xxJxM is not compatible with them.
It is because some pins of LPC540xxJxM/LPC54S0xxJxM are connected with internal on-chip QSPI flash.
The table below lists the main differences between LPC54(S)0xxJxMET180 and LPC546xx,LPC54(S)0xx. For the hardware
design, please refer to LPC54S018M-EVK.
Table 3. Pinout comparison
Symbol LPC54(S)0xxJxMET180
N7(P0_23) Must be connected to C4(P4_16).
C4(P4_16) Must be connected to N7(P0_23).
A4(P4_15) VDD, single 2.7 V to 3.6 V power supply powers internal digital functions and I/Os.
K8(PIO0_25) Not Connected pins — These pins must be left unconnected (floating).
L9(PIO0_27) Not Connected pins — These pins must be left unconnected (floating).
M7(PIO0_24) Not Connected pins — These pins must be left unconnected (floating).
M9(PIO0_28) Not Connected pins — These pins must be left unconnected (floating).
M13(PIO0_26) Not Connected pins — These pins must be left unconnected (floating).
4 Peripherals and frequency
LPC546xx and LPC540xx/LPC540xxJxM have basically the same peripherals. LPC546xx has up to 10 Flexcomm interfaces,
whereas LPC540xx/LPC540xxJxM has up to 11 Flexcomm interfaces (Flexcomm 10 is dedicated for SPI).
LPC546xx can run at a frequency of up to 220 MHz, whereas LPC54(S)0xx/LPC54(S)0xxJxM can run at a frequency of up to
180 MHz.
5 Image protection and security
LPC546xx supports ECRP (Enhanced Code Read Protection). However, LPC54(S)0xx and LPC54(S)0xxJvM do not support
this feature.
The LPC54S0xx/LPC54S0xxJxM supports CRC integrity verification and secure boot.
Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM, Rev. 0, 03/21
Application Note 2 / 4
Loading...