NM93C06LZ/C46LZ/C56LZ/C66LZ
256-/1024-/2048-/4096-Bit Serial EEPROM with Zero
Power and Extended Voltage (2.7V to 5.5V)
(MICROWIRE
TM
Bus Interface)
September 1996
NM93C06LZ/C46LZ/C56LZ/C66LZ 256-/1024-/2048-/4096-Bit Serial EEPROM with Zero Power
and Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface)
General Description
The NM93C06LZ/C46LZ/C56LZ/C66LZ devices are 256/
1024/2048/4096 bits respectively, of CMOS non-volatile
electrically erasable memory divided into 16/64/128/256
16-bit registers. They are fabricated using National Semiconductor’s floating-gate CMOS process for high reliability
and low power consumption. These memory devices are
available in both SO and TSSOP packages for small space
considerations.
The serial interface that operates these EEPROMs is MICROWIRE compatible for simple interface to standard microcontrollers and microprocessors. There are 7 instructions that control these devices: Read, Erase/Write Enable,
Erase, Erase All, Write, Write All, and Erase/Write Disable.
The ready/busy status is available on the DO pin to indicate
the completion of a programming cycle.
Block Diagram
Features
Y
Less than 1.0 mA standby current
Y
2.7V–5.5V operation in all modes
Y
Typical active current of 100 mA
Y
Direct write: no erase before program
Y
Reliable CMOS floating gate technology
Y
MICROWIRE compatible serial I/O
Y
Self-timed programming cycle
Y
Device status indication during programming mode
Y
40 years data retention
Y
Endurance: 106data changes
Y
Packages available: 8-pin SO, 8-pin DIP, 8-pin TSSOP
TRI-STATEÉis a registered trademark of National Semiconductor Corporation.
TM
MICROWIRE
C
1996 National Semiconductor CorporationRRD-B30M96/Printed in U. S. A.
is a trademark of National Semiconductor Corporation.
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Timing Measurement Level (V
Timing Measurement Level (V
(TTL Load Condition:
2.7VkV
e
I
2.1 mA, I
OL
k
4.5VInput Pulse Levels0.3V and 0.8 V
CC
Timing Measurement Level (VIL/VIH)0.4V and 1.6V
OH
eb
Timing Measurement Level (V
(CMOS Load Condition:
e
I
10 mA, I
OL
OH
eb
L
0.4 mA)
10 mA)
e
100 pF
)0.9V and 1.9V
IL/VIH
OL/VOH
OL/VOH
) 0.8V and 2.0V
CC
) 0.8V and 1.6V
Capacitance T
e
25§C, fe1 MHz
A
SymbolTestMaxUnits
C
OUT
C
IN
Note 1: Stress above those listed under ‘‘Absolute Maximum Ratings’’ may cause permanent damage to the device. This is a stress rating only, and functional
operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Note 2: Minimum V
These are regarded as test mode commands and are only guaranteed to V
Note 3: CS must be brought low for a minimum of 1 t
CC
Output Capacitance5pF
Input Capacitance5pF
requirements: All functional modes are guaranteed to full operation at V
between consecutive instruction cycles.
CS
t
2.5V.
CC
t
2V except the bulk programming op-codes ERAL and WRAL.
CC
http://www.national.com5
Functional Description
The NM93C06/C46/C56/C66LZ devices have 7 instructions as described below. Note that the MSB of any instruction is a ‘‘1’’ and is viewed as a start bit in the interface
sequence. For the C06LZ and C46LZ the next 8 bits carry
the op code and the 6-bit address for register selection. For
the C56LZ and C66LZ the next 10 bits carry the op code
and the 8-bit address for register selection.
Read (READ): The READ instruction outputs serial data on
the DO pin. After the READ instruction is received, the instruction and address are decoded, followed by data transfer from the selected memory register into a serial-out shift
register. A dummy bit (logical 0) precedes the 16-bit data
output string. Output data changes are initiated by a low to
high transition of the SK clock.
Erase/Write Enable (EWEN): When V
part, it powers up in the Erase/Write Disable (EWDS) state.
Therefore, all programming modes must be preceded by an
Erase/Write Enable (EWEN) instruction. Once an Erase/
Write Enable instruction is executed, programming remains
enabled until an Erase/Write Disable (EWDS) instruction is
executed or until V
Erase (ERASE): The ERASE instruction will program all bits
in the specified register to the logical ‘‘1’’ state. CS is
brought low following the loading of the last address bit.
This falling edge of the CS pin initiates the self-timed programming cycle.
The DO pin indicates the READY/BUSY status of the chip.
e
DO
logical ‘‘0’’ indicates that programming is still in progress. DO
address specified in the instruction, has been erased, and
the part is ready for another instruction.
e
is removed from the part.
CC
logical ‘‘1’’ indicates that the register, at the
is applied to the
CC
Write (WRITE): The WRITE instruction is followed by 16
bits of data to be written into the specified address. After the
last bit of data is put on the data-in (DI) pin, CS must be
brought low before the next rising edge of the SK clock.
This falling edge of CS initiates the self-timed programming
cycle. The DO pin indicates the READY/BUSY status of the
chip if CS is brought high after a minimum of 250 ns (t
e
DO
logical 0 indicates that programming is still in progress. DO
specified in the instruction has been written with the data
pattern specified in the instruction and the part is ready for
another instruction.
Erase All (ERAL): The ERAL instruction will simultaneously
program all registers in the memory array and set each bit to
the logical ‘‘1’’ state. The Erase All cycle is identical to the
ERASE cycle except for the different op code. As in the
ERASE mode, the DO pin indicates the READY/BUSY
status of the chip. The ERASE ALL instruction is not required, see note below.
Write All (WRAL): The WRAL instruction will simultaneously program all registers with the data pattern specified in the
instruction. As in the WRITE mode, the DO pin indicates the
READY/BUSY status of the chip.
Erase/Write Disable (EWDS): To protect against accidental data disturb, the (EWDS) instruction disables all programming modes and should follow all programming operations. Execution of a READ instruction is independent of
both the EWEN and EWDS instructions.
Note: The NM93C06/C46/C56/C66LZ devices do not require an ‘‘ERASE’’
e
1 indicates that the register at the address
or ‘‘ERASE ALL’’ prior to the ‘‘WRITE’’ or ‘‘WRITE ALL’’ instructions.
CS
).
Instruction Set for the NM93C06LZ and NM93C46LZ
InstructionSBOp CodeAddressDataComments
READ110A5– A0Read data stored in memory, at specified address
EWEN10011XXXXWrite enable must precede all programming modes
and Extended Voltage (2.7V to 5.5V) (MICROWIRE Bus Interface)
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax:
Arlington, TX 76017Email: europe.support@nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel:
Fax: 1(800) 737-7018English Tel:
http://www.national.com
NM93C06LZ/C46LZ/C56LZ/C66LZ 256-/1024-/2048-/4096-Bit Serial EEPROM with Zero Power
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
Fran3ais Tel:
Italiano Tel:a49 (0) 180-534 16 80Fax: (852) 2736-9960