MM54HC283/MM74HC283
4-Bit Binary Adder with Fast Carry
MM54HC283/MM74HC283 4-Bit Binary Adder with Fast Carry
January 1988
General Description
This full adder performs the addition of two 4-bit binary numbers utilizing advanced silicon-gate CMOS technology. The
sum (R) outputs are provided for each bit and the resultant
carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.
The adder logic, including the carry, is implemented in its
true form meaning that the end-around carry can be accomplished without the need for logic or level inversion. All inputs are protected from damage due to static discharge by
internal diode clamps to V
and ground.
CC
Connection Diagram
Dual-In-Line Package
Features
Y
Full-carry look-ahead across the four bits
Y
Systems achieve partial look-ahead performance
with the economy of ripple carry
Y
Wide supply range: 2V to 6V
Y
Low quiescent power consumption: 8 mAat25§C
Y
Low input current: 1 mA maximum
Top View
Order Number MM54HC283 or MM74HC283
C
1995 National Semiconductor CorporationRRD-B30M105/Printed in U. S. A.
TL/F/5332
TL/F/5332– 1
Page 2
Absolute Maximum Ratings (Notes1&2)
Operating Conditions
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage (V
CC
)
DC Input Voltage (VIN)
DC Output Voltage (V
OUT
)
Clamp Diode Current (IIK,IOK)
DC Output Current, per pin (I
OUT
)
DC VCCor GND Current, per pin (ICC)
Storage Temperature Range (T
STG
b
b
)
b
0.5 toa7.0V
1.5 to V
CC
0.5 to V
CC
g
g
b
g
65§Ctoa150§C
a
1.5V
a
1.5V
20 mA
25 mA
50 mA
Power Dissipation (PD)
(Note 3)600 mW
Supply Voltage (V
)26V
CC
DC Input or Output Voltage0V
(V
IN,VOUT
)
Operating Temp. Range (T
MM74HC
MM54HC
Input Rise or Fall Times
e
V
2.0V(tr,tf)1000ns
CC
e
V
4.5V500ns
CC
e
V
6.0V400ns
CC
S.O. Package only500 mW
Lead Temperature (T
)
L
(Soldering 10 seconds)260§C
DC Electrical Characteristics (Note 4)
SymbolParameterConditionsV
CC
A
e
T
25§C
TypGuaranteed Limits
V
IH
Minimum High Level2.0V1.51.51.5V
Input Voltage4.5V3.153.153.15V
6.0V4.24.24.2V
V
IL
Maximum Low Level2.0V0.50.50.5V
Input Voltage**4.5V1.351.351.35V
6.0V1.81.81.8V
V
OH
Minimum High LevelV
Output Voltage
e
VIHor V
IN
I
l
OUT
IL
s
20 mA2.0V2.01.91.91.9V
l
4.5V4.54.44.44.4V
6.0V6.05.95.95.9V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
V
OL
Maximum Low LevelV
Output Voltage
e
IN
I
l
OUT
IL
s
4.0 mA4.5V4.23.983.843.7V
l
s
5.2 mA6.0V5.75.485.345.2V
l
VIHor V
IL
s
20 mA2.0V00.10.10.1V
l
4.5V00.10.10.1V
6.0V00.10.10.1V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
I
IN
I
CC
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating Ð plastic ‘‘N’’ package:
Note 4: For a power supply of 5V
with this supply. Worst case V
I
**V
Maximum InputV
Current
Maximum QuiescentV
Supply CurrentI
g
and VILoccur at V
) occur for CMOS at the higher voltage and so the 6.0V values should be used.
OZ
limits are currently tested at 20% of VCC. The above VILspecification (30% of VCC) will be implemented no later than Q1, CY’89.
IL
IH
e
IN
e
IN
OUT
10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when designing
IL
s
4.0 mA4.5V0.20.260.330.4V
l
s
5.2 mA6.0V0.20.260.330.4V
l
VCCor GND6.0V
g
0.1
VCCor GND6.0V8.080160mA
e
0 mA
b
12 mW/§C from 65§Cto85§C; ceramic ‘‘J’’ package:b12 mW/§C from 100§Cto125§C.
e
5.5V and 4.5V respectively. (The VIHvalue at 5.5V is 3.85V.) The worst case leakage current (IIN,ICC, and
CC
74HC54HC
eb
T
40 to 85§CT
A
g
1.0
MinMaxUnits
)
A
b
b
40
55
eb
A
55 to 125§C
g
a
a
1.0mA
CC
85
125
V
C
§
C
§
Units
2
Page 3
AC Electrical Characteristics V
CC
e
5V, T
SymbolParameterConditionsTyp
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
Maximum Propagation1827ns
Delay From C0 to R1orR2
Maximum Propagation1827ns
Delay From C0 to R3
Maximum Propagation2030ns
Delay From C0 to R4
Maximum Propagation1726ns
Delay From A1 or B1 to R1
Maximum Propagation2232ns
Delay From C0 to C4
Maximum Propagation2232ns
Delay From A1 or B1 to C4
e
A
25§C, C
Guaranteed
Limit
L
e
15 pF, t
e
r
Units
e
t
6ns
f
AC Electrical Characteristics C
e
L
SymbolParameterConditionsV
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
THL,tTLH
C
IN
C
PD
Note 5: CPDdetermines the no load dynamic power consumption, P
I
S
Maximum Propagation2.0V60150188225ns
Delay From C0 to R1orR24.5V21303745ns
Maximum Propagation2.0V60150188225ns
Delay From C0 to R34.5V21303745ns
Maximum Propagation2.0V65162202243ns
Delay From C0 to R44.5V24344351ns
Maximum Propagation2.0V60150188225ns
Delay From A1 or B1 to R14.5V22334150ns
Maximum Propagation2.0V70175219263ns
Delay From C0 to C44.5V26394959ns
Maximum Propagation2.0V70175219263ns
Delay From A1 or B1 to C44.5V26394959ns
Maximum Output2.0V287595110ns
Rise and Fall Time4.5V8151922ns
Maximum Input6101010pF
Capacitance
Power Dissipation150pF
Capacitance (Note 5)
e
CPDVCCfaICC.
e
50 pF, t
CC
e
t
6 ns (unless otherwise specified)
r
f
e
T
25§C
A
eb
T
A
74HC54HC
40 to 85§CT
A
eb
55 to 125§C
TypGuaranteed Limits
6.0V18263239ns
6.0V18263239ns
6.0V19283542ns
6.0V18273441ns
6.0V21324046ns
6.0V21324046ns
6.0V7131619ns
2
e
CPDV
D
faICCVCC, and the no load dynamic current consumption,
LLLLLLLHLL
HLLLHLLLHL
LHLLH L L LHL
HHLLLHLHHL
LLHLLHLHHL
HLHLHHLL LH
LHHLHHL L LH
HHHL L LHH L H
LLLHLHLHHL
HLLHHHLL LH
LHLHHHL L LH
HHLHLLHHLH
LLHHLLHHLH
HLHHHLHLHH
LHHHH LH L HH
HHHHL HHHHH
e
H
high level, Lelow level
Note: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs R1 and R 2 and the value of the
internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs R3, R4, and C4
H
4
Page 5
Logic Diagram
’HC283
TL/F/5332– 2
5
Page 6
Physical Dimensions inches (millimeters)
Order Number MM54HC283J or MM74HC283J
NS Package J16A
Order Number MM74HC283N
MM54HC283/MM74HC283 4-Bit Binary Adder with Fast Carry
NS Package N16E
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax: (
Arlington, TX 76017Email: cnjwge@tevm2.nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel: (
Fax: 1(800) 737-7018English Tel: (
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.