These TRI-STATE bidirectional inverting and non-inverting
buffers utilize advanced silicon-gate CMOS technology and
are intended for two-way asynchronous communication between data buses. They have high drive current outputs
which enable high speed operation when driving large bus
capacitances. These circuits possess the low power dissipation and high noise immunity associated with CMOS circuits, but speeds comparable to low power Schottky TTL
circuits. They can also drive 15 LS-TTL loads.
The MM54HC243/MM74HC243 is a non-inverting buffer
and the MM54HC242/MM74HC242 is an inverting buffer.
Each device has one active high enable (GBA), and one
active low enable (G
AB). GBA enables the A outputs and
Connection Diagrams
G
AB enables the B outputs. This device does not have
Schmitt trigger inputs.
All inputs are protected from damage due to static discharge by diodes to V
TRI-STATEÉis a registered trademark of National Semiconductor Corp.
C
1995 National Semiconductor CorporationRRD-B30M115/Printed in U. S. A.
TL/L/5019
Page 2
Absolute Maximum Ratings (Notes1&2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage (V
CC
)
DC Input Voltage (VIN)
DC Output Voltage (V
OUT
)
Clamp Diode Current (IIK,IOK)
DC Output Current, per pin (I
OUT
)
DC VCCor GND Current, per pin (ICC)
Storage Temperature Range (T
STG
b
b
)
b
0.5 toa7.0V
1.5 to V
CC
0.5 to V
CC
g
g
b
g
65§Ctoa150§C
a
1.5V
a
0.5V
20 mA
35 mA
70 mA
Operating Conditions
Supply Voltage (V
DC Input or Output Voltage0V
(V
IN,VOUT
Operating Temp. Range (T
MM74HC
MM54HC
Input Rise or Fall Times
)26V
CC
)
e
2.0V(tr,tf)1000ns
V
CC
e
4.5V500ns
V
CC
e
6.0V400ns
V
CC
Power Dissipation (PD)
(Note 3)600 mW
S.O. Package only500 mW
Lead Temp. (T
) (Soldering 10 seconds)260§C
L
DC Electrical Characteristics (Note 4)
e
T
25§C
SymbolParameterConditionsV
CC
A
TypGuaranteed Limits
V
Minimum High Level2.0V1.51.51.5V
IH
Input Voltage4.5V3.153.153.15V
6.0V4.24.24.2V
V
Maximum Low Level2.0V0.50.50.5V
IL
Input Voltage**4.5V1.351.351.35V
6.0V1.81.81.8V
V
Minimum High LevelV
OH
Output Voltage
e
VIHor V
l
I
OUT
IN
IL
s
20 mA2.0V 2.01.91.91.9V
l
4.5V 4.54.44.44.4V
6.0V 6.05.95.95.9V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
l
I
OUT
e
IN
V
Maximum Low LevelV
OL
Output Voltage
IL
s
6.0 mA4.5V 4.23.983.843.7V
l
s
7.8 mA6.0V 5.75.485.345.2V
l
VIHor V
IL
s
20 mA2.0V00.10.10.1V
l
4.5V00.10.10.1V
6.0V00.10.10.1V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
I
IN
I
OZ
I
CC
Maximum InputV
Current
Maximum TRI-STATEV
Output Leakage Current GABeVIH, GBAeV
Maximum QuiescentV
Supply CurrentI
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating Ð plastic ‘‘N’’ package:
Note 4: For a power supply of 5V
designing with this supply. Worst case V
, and IOZ) occur for CMOS at the higher voltage and so the 6.0V values should be used.
I
CC
**V
limits are currently tested at 20% of VCC. The above VILspecification (30% of VCC) will be implemented no later than Q1, CY’89.
IL
g
e
IN
OUT
e
IN
OUT
10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when
and VILoccur at V
IH
IL
s
6.0 mA4.5V 0.20.260.330.4V
l
s
7.8 mA6.0V 0.20.260.330.4V
l
VCCor GND6.0V
e
VCCor GND6.0V
IL
g
0.1
g
0.5
VCCor GND6.0V8.080160mA
e
0 mA
b
12 mW/§C from 65§Cto85§C; ceramic ‘‘J’’ package:b12 mW/§C from 100§Cto125§C.
e
5.5V and 4.5V respectively. (The VIHvalue at 5.5V is 3.85V.) The worst case leakage current (IIN,
CC
74HC54HC
eb
T
40 to 85§CT
A
g
1.0
g
5.0
MinMaxUnits
)
A
b
b
40
55
eb
A
a
a
55 to 125§C
g
1.0mA
g
10mA
CC
85
125
V
C
§
C
§
Units
2
Page 3
AC Electrical Characteristics (MM54HC242/MM74HC242)
e
e
e
5V, T
V
CC
A
25§C, t
e
t
6ns
r
f
SymbolParameterConditionsTypGuaranteed LimitUnits
t
PHL,tPLH
t
PZH,tPZL
t
PHZ,tPHL
Maximum Propagation DelayC
Maximum Output EnableR
Time to Active OutputC
Maximum Output DisableR
Time from Active OutputC
e
45 pF1218ns
L
e
1kX1728ns
L
e
45 pF
L
e
1kX1525ns
L
e
5pF
L
AC Electrical Characteristics (MM54HC242/MM74HC242, MM54HC243/MM74HC243)
e
2.0V to 6.0V, C
V
CC
SymbolParameterConditionsV
t
PHL,tPLH
t
PZH,tPZL
t
PHZ,tPLZ
t
TLH,tTHL
Maximum PropagationC
DelayC
Maximum Output EnableR
Time to Active OutputC
Maximum Output DisableR
Time from Active OutputC
Maximum Output2.0V607590ns
Rise and Fall4.5V121518ns
Time6.0V101315ns
C
PD
C
IN
C
OUT
Note 5: CPDdetermines the no load dynamic power consumption, P
Power Dissipation(per buffer)
Capacitance (Note 5)Outputs Disabled12pF
Maximum Input Capacitance5101010pF
Maximum Output Capacitance10202020pF
e
L
50 pF, t
e
e
t
6 ns (unless otherwise specified)
r
f
e
T
25§C
A
CC
TypGuaranteed Limits
e
50 pF2.0V 55 100126149ns
L
e
150 pF2.0V 80 150190224ns
L
e
C
50 pF4.5V 12202530ns
L
e
C
150 pF4.5V 22303845ns
L
e
C
50 pF6.0V 11172125ns
L
e
C
150 pF6.0V 18263238ns
L
e
1kX
L
e
50 pF2.0V 75 150189224ns
L
e
C
150 pF2.0V 100 200252298ns
L
e
C
50 pF4.5V 15303845ns
L
e
C
150 pF4.5V 30405060ns
L
e
C
50 pF6.0V 13263238ns
L
e
C
150 pF6.0V 17344351ns
L
e
1kX2.0V 75 150189224ns
L
e
50 pF4.5V 15303845ns
L
6.0V 13263238ns
74HC54HC
eb
T
40 to 85§CT
A
A
eb
Outputs Enabled50pF
2
e
CPDV
D
faICCVCC, and the no load dynamic current consumption, I
CC
55 to 125§C
e
S
Units
CPDVCCfaICC.
3
Page 4
Logic Diagrams
MM54HC242/MM74HC242
MM54HC243/MM74HC243
TL/L/5019– 3
TL/L/5019– 4
4
Page 5
5
Page 6
Physical Dimensions inches (millimeters)
Order Number MM54HC242J, MM54HC243J, MM74HC242J or MM74HC243J
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
Molded Dual-In Line Package (N)
Order Number MM74HC242N or MM74HC243N
NS Package Number N14A
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax: (
Arlington, TX 76017Email: cnjwge@tevm2.nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel: (
Fax: 1(800) 737-7018English Tel: (
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.