These multiplexers are monolithic complementary MOS
(CMOS) integrated circuits constructed with N- and P-channel enhancement transistors. They consist of four 2-input
multiplexers with common select and enable inputs. When
the enable input is at logical ‘‘0’’ the four outputs assume
the values as selected from the inputs. When the enable
input is at logical ‘‘1’’, the outputs assume logical ‘‘0’’. Select decoding is done internally resulting in a single select
input only.
Logic & Connection Diagrams
Dual-In-Line Package
TL/F/5894– 2
Top View
Order Number MM54C157 or MM74C157
Features
Y
Supply voltage range3V to 15V
Y
High noise immunity0.45 VCC(typ.)
Y
Low power50 nW (typ.)
Y
Tenth power TTL compatibleDrive 2 LPTTL loads
TL/F/5894– 1
Truth Table
EnableSelectABOutput Y
1XXX0
000X0
001X1
01X00
01X11
74L Compatibility
TL/F/5894– 3
C
1995 National Semiconductor CorporationRRD-B30M105/Printed in U. S. A.
TL/F/5894
Guaranteed Noise Margin
as a Function of V
CC
TL/F/5894– 4
Absolute Maximum Ratings (Note 1)
b
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Voltage at Any Pin
Operating Temperature Range
MM54C157
MM74C157
b
0.3V to V
b
b
a
0.3V
CC
55§Ctoa125§C
40§Ctoa85§C
Storage Temperature Range
Maximum VCCVoltage18V
Power Dissipation (PD)
Dual-In-Line700 mW
Small Outline500 mW
Operating V
Range3V to 15V
CC
Lead Temperature (Soldering, 10 sec.)260§C
65§Ctoa150§C
DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted
SymbolParameterConditionsMinTypMaxUnits
CMOS TO CMOS
V
IN(1)
V
IN(0)
V
OUT(1)
V
OUT(0)
I
IN(1)
I
IN(0)
I
CC
Logical ‘‘1’’ Input VoltageV
Logical ‘‘0’’ Input VoltageV
Logical ‘‘1’’ Output VoltageV
Logical ‘‘0’’ Output VoltageV
Logical ‘‘1’’ Input CurrentV
Logical ‘‘0’’ Input CurrentV
Supply CurrentV
CMOS TO TENTH POWER INTERFACE
V
IN(1)
V
IN(0)
V
OUT(1)
V
OUT(0)
Logical ‘‘1’’ Input Voltage54C V
Logical ‘‘0’’ Input Voltage54C V
Logical ‘‘1’’ Output Voltage54C V
Logical ‘‘0’’ Output Voltage54C V
OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current)
I
SOURCE
I
SOURCE
I
SINK
I
SINK
Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation.
Output Source CurrentV
Output Source CurrentV
Output Sink CurrentV
Output Sink CurrentV
e
5V3.5V
CC
e
V
10V8.0V
CC
e
5V1.5V
CC
e
V
10V2.0V
CC
e
5V4.5V
CC
e
V
10V9.0V
CC
e
5V0.5V
CC
e
V
10V1.0V
CC
e
15V0.0051.0mA
CC
e
15V
CC
e
15V0.0560mA
CC
e
4.5VV
CC
CC
A
CC
A
CC
A
CC
A
e
e
e
e
e
e
e
e
e
4.75VV
CC
e
4.5V0.8V
CC
e
4.75V0.8V
CC
CC
CC
CC
CC
5V, V
25§C, V
10V, V
25§C, V
5V, V
25§C, V
10V, V
25§C, V
e
e
e
e
4.5V, I
4.75V, I
4.5V, I
4.75V, I
IN(0)
OUT
IN(0)
OUT
IN(1)
OUT
IN(1)
OUT
eb
360 mA2.4V
O
eb
360 mA2.4V
O
e
360 mA0.4V
O
e
360 mA0.4V
O
e
0V
e
0V
e
0V
e
0V
e
5V
e
V
CC
e
10V
e
V
CC
74C V
74C V
74C V
74C V
T
T
T
T
b
1.0
b
CC
b
CC
b
1.75mA
b
8.0mA
b
0.005mA
1.5V
1.5V
1.75mA
8.0mA
2
AC Electrical Characteristics* T
e
A
25§C, C
e
50 pF, unless otherwise specified
L
SymbolParameterConditionsMinTypMaxUnits
t
pd0,tpd1
t
pd0,tpd1
t
pd0,tpd1
C
IN
C
PD
*AC Parameters are guaranteed by DC correlated testing.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: C
AN-90.
determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics, Application Note
PD
Propagation Delay fromV
Data to OutputV
Propagation Delay fromV
Select to OutputV
Propagation Delay fromV
Enable to OutputV
Input Capacitance(Note 2)5pF
Power Dissipation(Note 3)
Capacitance
e
5.0V150250ns
CC
e
10V70110ns
CC
e
5V180300ns
CC
e
10V80130ns
CC
e
5V180300ns
CC
e
10V80130ns
CC
20pF
3
Physical Dimensions inches (millimeters)
Ceramic Dual-In-Line Package (J)
Order Number MM54C157J or MM74C157J
MM54C157/MM74C157 Quad 2-Input Multiplexers
NS Package Number J16A
Molded Dual-In-Line Package (N)
Order Number MM54C157N or MM74C157N
NS Package Number N16E
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax: (
Arlington, TX 76017Email: cnjwge@tevm2.nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel: (
Fax: 1(800) 737-7018English Tel: (
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.