The LM1269 pre-amp is an integrated CMOS CRT pre-amp.
The IC is I
rameters necessary to directlysetupand adjust the gain and
contrast in the CRT display. Brightness and bias can be
controlled through the DAC outputs, and is well matched to
the LM2479 and LM2480 integrated bias clamp IC.
The LM1269 pre-amp is designed to work in cooperation
with the LM246X high gain driver family.
Black level clamping of the signal is carried out directly on
the AC coupled input signal into the high impedance preamplifier input, thus eliminating the need for additional black
level clamp capacitors.
The IC is packaged in an industry standard 24-lead DIP
molded plastic package.
2
C compatible, and allows control of all the pa-
May 2002
n 110 MHz bandwidth preamplifier with full video signal
parametric control
n 4 external 8-bit DACs for bus controlled Bias and
Brightness
n Suitable for use with discrete or integrated clamp, with
software configurable Brightness mixer
n Power Save (Green) Mode, 80% power reduction
n Matched to LM246X driver
Applications
n Low end 14’, 15’, and 17’ bus controlled monitors with
OSD
n 1024 X 768 displays up to 70 Hz requiring OSD
capability
n Very low cost system with LM246X driver
LM1269 110 MHz I
2
C Compatible RGB Video Amplifier System with OSD & DACs
If Military/Aerospace specified devices are required,
LM1269
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage, Pin 96.0V
Peak Video Output Source Current
(Any One Amp)
Pins 18, 19, or 2028 mA
Voltage at Any
Input Pin (V
)
IN
Power Dissipation (P
V
CC
V
IN
)
D
>
+0.5
−0.5V
>
(Above 25˚C Derate based on
and TJ)2.4W
θ
JA
Thermal Resistance to Ambient (θ
)51˚C/W
JA
Active Video Signal Electrical Characteristics
Unless otherwise noted: TA= 25˚C, VCC= +5V, VIN= 0.7V, V
SymbolParameterConditions
I
S
Maximum Supply CurrentTest Setting 1, RL=∞(Note
8)
I
S-PS
Maximum Supply Current,
Power Save Mode
Test Setting 1, RL=∞,Bit1of
Reg. 9 = 1 (Note 8)
LELinearity ErrorTest Setting 4, Triangular
signal input source (Note 9)
V
O Blk Typ
Typical Video Black Level
Output
Test Setting 4, No AC Input
Signal, DC = 5 Hex, or 0.5V
Offset
V
O Blk Step
Video Black Level Step SizeTest Setting 4, No AC Input
Signal
∆V
/∆V
O
V
O White-Max
CC
Variation in Output Video Black
Level vs V
Variations
CC
White Level Video Output
Test Setting1&3,NoAC
Input Signal, 4.75<V
Test Setting 3, Video in = 0.7V
Voltage
V
Blank
t
r
Blanked Output LevelTest Setting 4, AC Input Signal00.20.5V
Rise Time10% to 90%, Test Setting 4,
AC Input Signal (Note 10)
OS
R
Overshoot (Rising Edge)Test Setting 4, AC Input Signal
(Note 10)
t
f
Fall Time90% to 10%, Test Setting 4,
AC Input Signal (Note 10)
OS
F
Overshoot (Falling Edge)Test Setting 4, AC Input Signal
(Note 10)
f(−3 dB)Video Amplifier Bandwidth
Test Setting 8
(Note 13)
V
10 kHzVideo Amplifier 10 kHz
sep
Test Setting 8 (Note 14)
Isolation
V
10 MHzVideo Amplifier 10 MHz
sep
Test Setting 8 (Note 14)
Isolation
A
V Max
1
A
⁄
2
V
A
V Min
A
V Gain
A
V Gain Min
A
V Match
1
⁄
2
Maximum Voltage GainTest Setting 8, AC Input Signal4V/V
Contrast@50% LevelTest Setting 5, AC Input Signal−10dB
Maximum Contrast AttenuationTest Setting 2, AC Input Signal−20dB
Gain@50% LevelTest Setting 6, AC Input Signal−5dB
Maximum Gain AttenuationTest Setting 7, AC Input Signal−10dB
Absolute Gain Match@A
V Max
Test Setting 3, AC Input Signal
ABL=VCC,CL
Thermal Resistance to Case (θ
Junction Temperature (T
)150˚C
J
)32˚C/W
JC
ESD Susceptibility (Note 4)3.5 kV
ESD Machine Model (Note 5)350V
Storage Temperature−65˚C to +150˚C
Lead Temperature
(Soldering, 10 sec.)265˚C
Operating Ratings (Note 2)
Temperature Range0˚C to 70˚C
Supply Voltage (V
)4.75V<V
CC
Video Inputs0.0V
= 8 pF, Video Output = 2 V
Min
(Note 7)
Typ
(Note 6)
P-P
.
200225mA
4260mA
5%
1.051.251.45VDC
6090120mV
<
5.25
CC
−0.2500.25mV/V
4.04.2V
3.9ns
1%
3.5ns
1%
110MHz
−70dB
−50dB
±
0.5dB
<
Max
(Note 7)
<
5.25V
CC
<
V
1.0V
IN
P-P
Units
www.national.com2
Active Video Signal Electrical Characteristics (Continued)
Unless otherwise noted: TA= 25˚C, VCC= +5V, VIN= 0.7V, V
ABL=VCC,CL
SymbolParameterConditions
A
V Track
Gain Change between
Amplifiers
Tracking when Changing from
Test Setting 8 to Test Setting 5
(Note 11)
V
ABL TH
ABL Control Upper LimitTest Setting 4, AC Input Signal
(Note 12)
V
ABL Range
∆A
ABL
ABL Control Voltage Active
Range
Test Setting 4, AC Input Signal
(Note 12)
ABL Control RangeTest Setting 4, AC Input Signal
(Note 12)
I
ABL Active
I
ABL Max
V
Clamp Max
V
Clamp Min
I
Clamp
t
PW Clamp
t
Clamp-Video
ABL Input Bias Current during
ABL
ABL Input Current Clamp Sink
Capability
Test Setting 4, AC Input
Signal, V
ABL
Test Setting 4, AC Input Signal
(Note 12)
Clamp Gate Low Input VoltageClamp Comparators Off1.4V
Clamp Gate High Input VoltageClamp Comparators On2.6V
Clamp Gate Input CurrentV23=0VtoVCC− 1V−50.110µA
Back Porch Clamp Pulse Width(Note 15)200ns
End of Clamp Pulse to Start of
Unless otherwise noted: TA= 25˚C, VCC= +5V, VIN= 0.7V, V
ABL=VCC,CL
SymbolParameterConditions
V
(I2C)I2C Low Input VoltageSDA or SCL Inputs−0.50.51.5V
l
V
(I2C)I2C High Input VoltageSDA or SCL Inputs3.04.05.0V
h
I
(I2C)I2C Low Input CurrentSDA or SCL Inputs, Input
l
Voltage = 0V
I
(I2C)I2C High Input CurrentSDA or SCL Inputs, Input
h
Voltage = 5V
t
H-Blank on
t
H-Blank off
I
In Threshold
H-Blank Time Delay from Zero
Crossing Point of H Flyback
H-Blank Time Delay from Zero
Crossing Point of H Flyback
IInH-Blank Detection
Rising Edge of the Flyback
Signal
Falling Edge of the Flyback
Signal
Threshold
I
In-Operating
Minimum—Insure Normal
Operation
Maximum—Should Not
Lowest Operating Horizontal
Frequency in Given Application
(Note 17)
Exceed in Normal Operation
I
In Flyback
Peak Current during Flyback
Period, Recommended Design
Range
Operating Range for all
Horizontal Scan Frequencies,
Maximum Current Should Not
Exceed 2 mA (Note 17)
Note 1: Limits of Absolute Maximum Ratings indicate limits below which damage to the device must not occur.
Note 2: Limits of operating ratings indicate required boundaries of conditions for which the device is functional, but may not meet specific performance limits.
Note 3: All voltages are measured with respect to GND, unless otherwise specified.
Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor.
Note 5: Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200 pF cap is charged to the specified voltage, then discharged directly into the
IC with no external series resistor (resistance of discharge path must be under 50Ω).
Note 6: Typical specifications are specified at +25˚C and represent the most likely parametric norm.
Note 7: Tested limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
Note 8: The supply current specified is the quiescent current for V
the supply current is used by the pre-amp.
Note 9: Linearity Error is the variation in step height of a 16 step staircase input signal waveform with 0.7 V
with each step approximately 100 ns in width.
Note 10: Input from signal generator: t
generator response have been removed from the output rise and fall times.
Note 11: ∆A
gain change between any two amplifiers with the contrast set to A
track is a measure of the ability of any two amplifiers to track each other and quantifies the matching of the three gain stages. It is the difference in
V
<
1 ns. Scope and generator response used for testing: tr= 1.1 ns, tf= 0.9 ns. Using the RSS technique the scope and
r,tf
gains might be 12.1 dB, 11.9 dB, and 11.8 dB and change to 2.2 dB, 1.9 dB and 1.7 dB respectively for contrast set to A
±
10.0 dB with a tracking change of
0.2 dB.
Note 12: ABL should provide smooth decrease in gain over the operational range of 0 dB to –6 dB
∆A
= A(V
ABL
ABL=VABL Max Gain
Beyond –6 dB the gain characteristics, linearity, pulse response, and/or behavior may depart from normal values.
Note 13: Adjust input frequency from 10 MHz (A
max reference level) to the −3 dB corner frequency (f
V
Note 14: Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier
inputs to simulate generator loading. Repeat test at f
= 10 MHz for V
IN
Note 15: A minimum pulse width of 200 ns is guaranteed for a horizontal line of 15 kHz. This limit is guaranteed by design. If a lower line rate is used then a longer
clamp pulse may be required.
Note 16: The video black level is used for this test. OSD amplitude is measured from the video black level to the OSD white level.
Note 17: Limits met by matching the external resistor going to pin 24 to the H Flyback voltage.
with RL=∞. Load resistors are not required and are not used in the test circuit, therefore all
CC
level at the input, subdivided into 16 equal steps,
P-P
1
⁄
2
and measured relative to the AVmax condition. For example, at AVmax the three amplifiers’
V
sep 10 MHz
.
) − A(V
ABL=VABL Min Gain
−3 dB
).
1
⁄
2
. This yields a typical gain change of
V
)
LM1269
www.national.com5
Typical Performance Characteristics V
LM1269
Gain Attenuation
=5V,TA= 25˚ unless otherwise specified.
CC
Contrast Attenuation
ABL Attenuation
Contrast vs Frequency
DS200099-2
DS200099-4
DS200099-3
Rise and Fall Times
DS200099-5
Gain vs Frequency
DS200099-6
www.national.com6
DS200099-7
Loading...
+ 14 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.