![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg1.png)
5
4
3
2
1
http://adf.ly/3o8pJ
MSI
MS-9615
Alderwood + ICH6R Schematics
D D
Table of Contents
Page
01
02
03
04
05
06
07
08
09
10
11
C C
B B
A A
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
5
Title
Cover / Table of Contents
System Block Diagram
Power Delivery Block Diagram
System Clock Block Diagram
System Reset Block Diagram
BLANK
CK410 - CY28410
Intel LGA775 Signal Block
Intel LGA775 Power
Intel LGA775 GND
Alderwood FSB/PCI-E/DMI Signal
Alderwood Memory Signal
Alderwood Misc/Power Signal
Alderwood Power/Gnd
DDR II DIMM 1/2
DDR II DIMM 3/4
DDR II VTT/ICH6 DECOUPLING
PCI -EXPRESS X16-PORT
ICH6 - PCI, DMI, CPU, IRQ
ICH6 - LPC, ATA, USB, GPIO
ICH6 - POWER
PCI Slot1/2
82541GLAN
CODEC AD1981B
FWH/ATA/USB/JUMP Connectors
LPC I/O PC87360/LPT/PS2
Hardware Monitor ADT7463/FAN
VRM 10.1 Intersil 6561 4PHase
System Power Regulators
System Power Control/5VSB/3VSB
PCI Reset & ITP
Front Panel/NMI
MISC
GPIO
4
Revision History
3
History
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
Cover /Table of Contents
Size Document Number R ev
MS-9615
2
Date: Sheet
Revision
0A 0A released 2004/9/16
Page
1
Date
134Tuesday, November 02, 2004
100Custom
of
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg2.png)
5
4
3
2
1
http://adf.ly/3o8pJ
AW0
D D
MS-9615 BLOCK DIAGRAM
Preliminary Spec
* Intel Alderwood / ICH6R Chipset
* Supporting Prescott LGA-775 CPUs
VRM 10.1
Intersil 6561B
4-Phase PWM
External
Graphics Card
Connector
C C
ATA Primary
SATA 3PORT
USB2.0 2+2PORT
B B
ADI1981B
PCI Express X16
BW = 8GB/s
Ultra DMA 66/100
SATA
USB 2.0
AC'97 Link
AC'97 Codec
Intel LGA-775
Prescott/Tejas
FSB
800MHz
Alderwood
(MCH)
DMI Bus
ICH6
LPC
DDR2 Channel A
64bit
DDR2
400/533MHz
DDR2 Channel B
LPC SIO
NS
PC87366
PCI BUS
DDR2 DIMM x2
Modules
DDR2 DIMM x2
Modules
PCI Slot 2
PCI Slot 1
GIGA LAN
82541GI
* 6 Layer uATX Form Factor
* 4 DDR2 unbuffered ECC DIMMs (2 Channel)
* PCI Express X16 for Graphic
* USB 2.0 (Rear x2, Front x2)
* 2 PCI slots
* AD1981B AC97 codec
* Serial ATA (3 ports) + RAID 0, 1
* Gigabit LAN 82541GI
A A
5
FWH
4
PS2 - KB
PS2 - MS
Floppy
Parallel Port
3
Serial Port
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
System Block Diagram
Size Document Number R ev
MS-9615
2
Date: Sheet
234Tuesday, November 02, 2004
1
100Custom
of
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg3.png)
5
4
3
2
1
http://adf.ly/3o8pJ
D D
VCC3
C C
B B
VCC3
FB6 80L3_100_0805
CB37
C0.1U25X
FB4 80L3_100_0805
CB36
C0.1U25X
V_FSB_VTT
VCC3VB
C152
C10U10Y0805
VCC3VA
C126
C10U10Y0805
SMB_CLK15,16,27,30
SMB_DATA15,16,27,30
H_FSBSEL08,13
H_FSBSEL18,13
H_FSBSEL28,13
R261 470R
R260 470R
R262 470R
C171
C0.1U25X
BI
BI
IN
IN
IN
H_FSBSEL0
H_FSBSEL1
H_FSBSEL2
Clock Generator - CY28410
42
C155
C0.1U25X
C176
C0.1U25X
C169
C0.1U25X
C137
C0.1U25X
C151
C0.1U25X
C124
C0.1U25X
C123
C0.1U25X
CPU_VDD
45
CPU_GND
21
SRC_VDD
28
SRC_VDD
34
SRC_VDD
C175
C0.1U25X
29
SRC_GND
37
VDDA
38
VSSA
1
PCI_VDD
2
PCI_GND
7
PCI_VDD
6
PCI_GND
11
48_VDD
13
48_GND
48
REF_VDD
51
REF_GND
46
SCLK
47
SDATA
18
FSA
16
FSB/TEST_MODE
53
FSC/TEST_SEL
CY28410OXC_SSOP56
* Slave Address = 0XD2
CPU0
CPU0#
CPU1
CPU1#
CPU2_ITP/SRC7
CPU2_ITP#/SRC7#
SRC1
SRC1#
SRC2
SRC2#
SRC3
SRC3#
SRC4_SATA
SRC4_SATA#
SRC5
SRC5#
SRC6
SRC6#
DOT96
DOT96#
PCIF0/ITP_EN
PCIF1
PCIF2
PCI0
PCI1
PCI2
PCI3
PCI4
PCI5
USB_48M
VTT_PWRGD#/PD
IREF
REF
X1
X2
Trace length less than 0.5inchs
MCHCLK
44
43
41
40
36
35
19
20
22
23
24
25
26
27
31
30
33
32
14
15
8
9
10
54
55
56
3
4
5
12
52
50
49
17
39
CK_PE_SRC1
CK_PE_SRC1#
CK_PE_SRC3
CK_PE_SRC3#
CK_PE_SRC4
CK_PE_SRC4#
CK_PE_SRC5
CK_PE_SRC5#
R164 33R
MCHCLK#
R178 33R
CPUCLK
R187 33R
CPUCLK#
R195 33R
ITPCLK
R207 33R
ITPCLK#
R212 33R
R194 33R
R201 33R
R223 33R
R230 33R
R249 33R
R256 33R
R237 33R
R253 33R
PCI clock follow routing direction
PCICLK1
R152 33R
PCICLK2
R163 33R
ICHPCLK
R142 33R
FWHPCLK
R135 15R
SIOPCLK
R147 33R
PCICLK5 GLAN_33MHZ_CLK
R535 33R
R183 33R
USB48
R181 33R
R155 33R
PLL_XI
Y2
14.318MHZ32P_D
PLL_XO
CLK_GD#
IREF
R202 475R1%
CK_H_MCH
CK_H_MCH#
CK_H_CPU
CK_H_CPU#
CK_H_ITP
CK_H_ITP#
CK_PE_100M_16PORT
CK_PE_100M_16PORT#
CK_PE_100M_MCH
CK_PE_100M_MCH#
CK_ICHSATA
CK_ICHSATA#
CK_PE_100M_ICH
CK_PE_100M_ICH#
PCI_CLK1
PCI_CLK2
ICH_PCLK
FWH_PCLK
SIO_PCLK
CK_48M_ICH_SIO
CK_48M_ICH_USB
CK_14M_ICH
C51P50NC130
C51P50NC129
Clock Generator VTT Power Down Block
OUT
CK_H_MCH 11
OUT
CK_H_MCH# 11
OUT
CK_H_CPU 8
OUT
CK_H_CPU# 8
OUT
CK_H_ITP 31
OUT
CK_H_ITP# 31
OUT
CK_PE_100M_16PORT 18
OUT
CK_PE_100M_16PORT# 18
OUT
CK_PE_100M_MCH 11
OUT
CK_PE_100M_MCH# 11
OUT
CK_ICHSATA 20
OUT
CK_ICHSATA# 20
OUT
CK_PE_100M_ICH 19
OUT
CK_PE_100M_ICH# 19
OUT
PCI_CLK1 22
OUT
PCI_CLK2 22
OUT
ICH_PCLK 19
OUT
FWH_PCLK 25
OUT
SIO_PCLK 26
OUT
GLAN_33MHZ_CLK 23
OUT
CK_48M_ICH_SIO 26
OUT
CK_48M_ICH_USB 20
OUT
CK_14M_ICH 20
CK_H_CPU
CK_H_CPU#
CK_H_MCH
CK_H_MCH#
CK_H_ITP
CK_H_ITP#
CK_PE_100M_16PORT
CK_PE_100M_16PORT#
CK_PE_100M_MCH
CK_PE_100M_MCH#
CK_ICHSATA
CK_ICHSATA#
CK_PE_100M_ICH
CK_PE_100M_ICH#
GLAN_33MHZ_CLK
PCI_CLK1
PCI_CLK2
ICH_PCLK
FWH_PCLK
SIO_PCLK
CK_48M_ICH_USB
CK_48M_ICH_SIO
R188 49.9R1%
R196 49.9R1%U16
R165 49.9R1%
R179 49.9R1%
R208 49.9R1%
R213 49.9R1%
R193 49.9R1%
R200 49.9R1%
R222 49.9R1%
R229 49.9R1%
R248 49.9R1%
R255 49.9R1%
R238 49.9R1%
R254 49.9R1%
X_C10P50NC1484
X_C10P50NC134
X_C10P50NC140
X_C10P50NC128
X_C10P50NC125
X_C10P50NC131
X_C10P50NC150
X_C10P50NC156
EMC HF filter capacitors, located close to PLL
R184 10KR
3
C1630
C0.1U25X
VCC3VCC3
C1631
C0.1U25X
Q22
N-MMBT3904_SOT23
4
A A
5
VCC3VACLK_GD#
R232 10KR
V_FSB_VTT
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
CK410-CY28410
Size Document Number Re v
MS-9615
Date: Sheet
2
1
734Tuesday, November 02, 2004
100Custom
of
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg4.png)
5
D D
H_DBI#[0..3]
BI
H_DBI#[0..3]11
H_EDRDY#11
H_FERR#19
H_STPCLK#19
H_INIT#19
H_DBSY#11
H_DRDY#11
H_TRDY#11
H_ADS#11
V_FSB_VTT
H_LOCK#11
H_BNR#11
H_HIT#11
H_HITM#11
H_BPRI#11
H_DEFER#11
H_THRMDA27
H_THRMDC27
TRMTRIP#19
H_IGNNE#19
ICH_H_SMI#19
H_A20M#19
IN
R1849 X_0R0402
R1850 62R0402
TESTHI13
H_FSBSEL07,13
H_FSBSEL17,13
H_FSBSEL27,13
H_PWRGD19
H_CPURST#11,31
BI
C C
H_SLP#19
B B
H_D#[0..63]11
A A
H_TDI31
H_TDO31
H_TMS31
H_TRST#31
H_TCK31
H_D#[0..63]
5
TP76
TP77
TP48
TP46
TP51
BI
OUT
IN
IN
BI
BI
BI
BI
BI
BI
BI
BI
IN
IN
IN
OUT
IN
IN
IN
OUT
OUT
OUT
IN
IN
IN
??
OUT
OUT
OUT
IN
IN
H_A#[3..31]11
H_DBI#0
H_DBI#1
H_DBI#2
H_DBI#3
??
H_IERR#
H_PROCHOT#
H_D#63
H_D#62
H_D#61
H_D#60
H_D#59
H_D#58
H_D#57
H_D#56
H_D#55
H_D#54
H_D#[0..63]
H_A#[3..31]
BI
AJ6
AJ5
AH5
A35#
A34#
A33#
D53#
D52#
D51#
D50#
D49#
D48#
D47#
D46#
B15
A14
C14
C15
D17
D20
D22
G22
H_D#46
H_D#49
H_D#48
H_D#51
H_D#52
H_D#53
H_D#47
H_D#50
A8
G11
D19
C20
F2
AB2
AB3
R3
M3
AD3
P3
H4
B2
C1
E3
D2
C3
C2
D4
E4
G8
G7
AD1
AF1
AC1
AG1
AE1
AL1
AK1
M2
AE8
AL2
N2
P2
K3
L2
AH2
N5
AE6
C9
G10
D16
A20
Y1
V2
AA2
G29
H30
G30
N1
G23
B22
A22
A19
B19
B21
C21
B18
A17
B16
C18
U22A
DBI0#
DBI1#
DBI2#
DBI3#
EDRDY#
IERR#
MCERR#
FERR#/PBE#
STPCLK#
BINIT#
INIT#
RSP#
DBSY#
DRDY#
TRDY#
ADS#
LOCK#
BNR#
HIT#
HITM#
BPRI#
DEFER#
TDI
TDO
TMS
TRST#
TCK
THERMDA
THERMDC
THERMTRIP#
GND/SKTOCC#
PROCHOT#
IGNNE#
SMI#
A20M#
SLP#
RSVD
RESERVED0
RESERVED1
RESERVED2
RESERVED3
RESERVED4
RESERVED5
BOOTSELECT
LL_ID0
LL_ID1
BSEL0
BSEL1
BSEL2
PWRGOOD
RESET#
D63#
D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#
4
CPU SIGNAL BLOCK
H_A#24
H_A#28
H_A#31
H_A#29
H_A#25
H_A#30
H_A#23
H_A#26
H_A#22
H_A#27
AH4
AG5
AG4
AG6
AF4
AF5
AB4
AC5
AB5
AA5
AD6
A32#
A31#
A30#
A29#
A28#
A27#
A26#
A25#
A24#
A23#
D45#
D44#
D43#
D42#
D41#
D40#
D39#
D38#
D37#
D36#
F21
F20
F18
E22
H_D#45
F17
E21
E19
E18
G21
H_D#44
G17
G18
H_D#35
H_D#41
H_D#40
H_D#36
H_D#39
H_D#38
H_D#37
H_D#42
H_D#43
4
del R1847,R1848
(AN5, AN6 output)
H_A#19
H_A#17
H_A#18
H_A#20
H_A#21
AA4
AB6
A22#
A21#
A20#Y4A19#Y6A18#W6A17#
D35#
D34#
D33#
D32#
D31#
F15
E16
E15
G16
G15
H_D#32
H_D#30
H_D#33
H_D#31
H_D#34
H_A#16
H_A#12
H_A#15
H_A#14
H_A#13
A16#W5A15#V4A14#V5A13#U4A12#U5A11#T4A10#
D30#
D29#
D28#
D27#
D26#
F14
E13
D13
G14
G13
H_D#27
H_D#26
H_D#28
H_D#25
H_D#29
D25#
H_A#11
H_D#24
H_A#10
H_A#9
U6
D24#
D23#
F12
F11
D10
H_D#22
H_D#23
H_A#4
H_A#7
H_A#8
H_A#6
H_A#5
H_A#3
L5
A9#T5A8#R4A7#M4A6#L4A5#M5A4#P6A3#
D22#
D21#
D20#D7D19#E9D18#F9D17#F8D16#G9D15#
E10
H_D#19
H_D#20
H_D#17
H_D#16
H_D#21
H_D#18
3
R364 X_0R
http://adf.ly/3o8pJ
VID[0..5]
VID0
VID5
VID1
VID4
VID3
VID2
AJ3
AK3
AN5
AN6
RSVD
RSVD
VSS_SENSE
D10#
D9#
D8#
B10
A11
A10
H_D#8
H_D#10
H_D#7
H_D#9
AM5
AL4
AK4
AL6
VID5#
VID4#
RSVD
ITP_CLK1
ITP_CLK0
LINT0/INTR
D7#A7D6#B7D5#B6D4#A5D3#C6D2#A4D1#C5D0#
B4
H_D#0
H_D#5
H_D#4
H_D#1
H_D#2
H_D#6
H_D#3
3
AM3
AL5
AM2
VID3#
VID2#
VID1#
VID0#
GTLREF
BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#
PCREQ#
REQ4#
REQ3#
REQ2#
REQ1#
REQ0#
TESTHI12
TESTHI11
TESTHI10
TESTHI9
TESTHI8
TESTHI7
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0
RSVD
RSVD
BCLK1#
BCLK0#
RS2#
RS1#
RS0#
AP1#
AP0#
BR0#
COMP3
COMP2
COMP1
COMP0
DP3#
DP2#
DP1#
DP0#
ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#
LINT1/NMI
ZIF-SOCK775-15u
VTT_OUT_RIGHT
H1
AG3
AF2
AG2
AD2
AJ1
AJ2
G5
J6
K6
M6
J5
K4
W2
P1
H5
G4
G3
F24
G24
G26
G27
G25
F25
W3
F26
AK6
G6
G28
F28
A3
F5
B3
U3
U2
F3
R1
G2
T1
A13
J17
H16
H15
J16
AD5
R6
C17
G19
E12
B9
A16
G20
G12
C8
L1
K1
H_BPM#5
H_BPM#4
H_BPM#3
H_BPM#2
H_BPM#1
H_BPM#0
H_PCREQ#
H_REQ#4
H_REQ#3
H_REQ#2
H_REQ#1
H_REQ#0
H_TESTHI12
H_TESTHI11
H_TESTHI10
H_TESTHI9
H_TESTHI8
H_RS#2
H_RS#1
H_RS#0
H_COMP3
H_COMP2
H_COMP1
H_COMP0
AN4
AC2
AN3
DBR#
VCC_SENSE
D14#
D13#
D12#D8D11#
B12
D11
C12
C11
H_D#14
H_D#15
H_D#13
H_D#12
H_D#11
OUT
FP_RST# 20
OUT
VCC_VRM_SENSE 28
OUT
VSS_VRM_SENSE 28
IN
ITP_CLKOUT# 31
IN
ITP_CLKOUT 31
OUT
VID[0..5] 28
CPU_GTLREF
H_BPM#[0..5]
VTT_OUT_LEFT
R361 62R0402
R358 62R0402
R352 62R0402
R355 62R0402
R353 62R0402
V_FSB_VTT
H_TESTHI2_7
R276 62R0402
H_TESTHI1
R362 62R0402
H_TESTHI0
R359 100R1%0402
R349 100R1%0402
R360 60.4R1%0402
R305 60.4R1%0402
BI
H_ADSTB#1 11
BI
H_ADSTB#0 11
BI
H_DSTBP#3 11
BI
H_DSTBP#2 11
BI
H_DSTBP#1 11
BI
H_DSTBP#0 11
BI
H_DSTBN#3 11
BI
H_DSTBN#2 11
BI
H_DSTBN#1 11
BI
H_DSTBN#0 11
IN
H_NMI 19
IN
H_INTR 19
R354
100R1%0402
R356
210R1%0402
GTLREF VOLTAGE SHOULD BE
0.67*VTT = 0.8V
BI
OUT
BI
VTT_OUT_LEFT
IN
IN
IN
BI
C299
C1U10Y
2
H_BPM#[0..5] 31
H_PCREQ# 11
H_REQ#[0..4] 11
CK_H_CPU# 7
CK_H_CPU 7
H_RS#[0..2] 11
H_BR#0 11
C302
X_C0.1U25X
CPU_GTLREF
C301
C220P50N
2
VTT_OUT_LEFT
VCC3
DS
GTLREF_SEL10,11
H_CPURST#
H_PROCHOT#
H_PWRGD
H_BR#0
H_IERR#
VCC3
H_BPM#5
H_BPM#4
H_BPM#3
H_BPM#2
H_BPM#1
H_BPM#0
VID3
VID1
VID2
VID4
VID0
VID5
IN
R1787
G
121R1%
R1788
61.9R1%
R533 49.9R1%
R532 49.9R1%
R531 49.9R1%
R530 49.9R1%
R528 49.9R1%
R526 49.9R1%
RN41
1
2
3
4
5
6
7
8
R751 680R0402
R752 680R0402
VTT_OUT_RIGHT
8P4R-680R
VTT_OUT_LEFT
R27062R0402
R375X_120R0402
R357100R
R34762R0402
R36762R0402
Place at CPU end of routing
VCC3
CPU IERR
R33
4.7KR
H_IERR#
R32 1KR
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
Intel LGA775 Signal Block
Size Document Number R ev
MS-9615
Date: Sheet
B
Q2
N-MMBT3904_SOT23
E C
1
R1846
249R1%0402
Q136
N-2N7002_SOT23
H_TESTHI0
C1567
C0.1U25X
OUT
CPU_IERR# 20
1
100Custom
of
834Tuesday, November 02, 2004
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg5.png)
5
VCORE
AH11
AG9
AG8
AG30
AG29
AG28
AG27
AG26
AG25
AG22
AG21
AG19
AG18
AG15
AG14
AG12
AG11
AF9
AF8
AF22
AF21
U22B
VCORE
AF19
VCC
AF18
VCC
AF15
VCC
D D
C C
AF14
AF12
AF11
AE23
AE22
AE21
AE19
AE18
AE15
AE14
AE12
AE11
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23
AC30
AC29
AC28
AC27
AC26
AC25
AC24
AC23
AE9
AD8
AC8
AB8
AA8
VCORE
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
Y8
Y26
Y27
Y28
Y29
Y30
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCW8VCC
VCC
VCC
VCC
Y23
Y24
Y25
W27
W28
W29
W30
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCU8VCCV8VCC
VCC
VCC
VCC
VCC
U30
W23
W24
W25
W26
AH12
U29
4
3
2
1
http://adf.ly/3o8pJ
AH27
AH26
AH25
AH22
AH21
AH19
AH18
AH15
AH14
VCC
VCC
VCC
VCC
VCC
VCC
U27
U28
AH28
AH29
AH30
AH8
AH9
AJ11
AJ12
AJ14
AJ15
AJ18
AJ19
AJ21
AJ22
AJ25
AJ26
AJ8
AJ9
AK11
AK12
AK14
AK15
AK18
AK19
AK21
AK22
AK25
AK26
AK8
AK9
AL11
AL12
AL14
AL15
AL18
AL19
AL21
AL22
AL25
AL26
AL29
AL30
AL8
AL9
AM11
AM12
AM14
AM15
AM18
AM19
AM21
AM22
AM25
AM26
AM29
AM30
AM8
AM9
AN11
AN12
AN14
AN15
AN18
AN19
AN21
AN22
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC-IOPLL
VTTPWRGD
VTT_OUT
VTT_OUT
VTT_SEL
RSVD/VTT_PKGSENSE
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCJ8VCCJ9VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCK8VCCL8VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCM8VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCN8VCCP8VCCR8VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCT8VCC
VCC
VCC
VCC
J10
J11
J12
J13
J14
J15
J18
J19
J20
J21
J22
J23
J24
J25
J26
J27
J28
J29
T23
T24
T25
T26
T27
T28
T29
T30
U23
U24
U25
U26
N23
N24
N25
N26
N27
N28
N29
N30
M26
M27
M28
M29
M30
K28
K29
K30
M23
M24
M25
J30
K23
K24
K25
K26
K27
AN9
ZIF-SOCK775-15u
AN8
AN25
AN26
AN29
AN30
VCCA
VSSA
RSVD
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
VTT
A23
B23
D23
C23
A25
A26
A27
A28
A29
A30
B25
B26
B27
B28
B29
B30
C25
C26
C27
C28
C29
C30
D25
D26
D27
D28
D29
D30
VTT_PWR_GD
AM6
VTT_OUT_RIGHT
AA1
VTT_OUT_LEFT
J1
F27
F29
H_VCCA
H_VSSA
H_VCCIOPLL
R264 X_1K
IN
VTT_PWR_GD 29
VTT_OUT_RIGHT
VTT_OUT_LEFT
VCC3
V_FSB_VTT
V_FSB_VTT
B B
DC voltage drop should
be les s than 70mV.
A A
PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
It support DC current if 100mA.
V_FSB_VTT
L11 10U100m_0805
L12 10U100m_0805
5
C223
C1U10Y
EC17
22u/06
EC18
C10U10Y1206
4
H_VCCIOPLL
H_VSSA
C224
X_C1U10Y
H_VCCA
C202
C10U10Y1206
V_FSB_VTT
C203
C10U10Y1206
C0.1U25X
3
C204
C205
C0.1U25X
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
Intel LGA775 Power
Size Document Number Rev
MS-9615
2
Date: Sheet
934Tuesday, November 02, 2004
1
100Custom
of
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg6.png)
5
4
3
2
1
http://adf.ly/3o8pJ
OUT
GTLREF_SEL 8,11
D D
H17
H18
H19
H20
H21
H22
H23
H24
H25
H26
H27
AM7
VSS
AN1
VSS
AN10
VSS
AN13
VSS
AN16
H29
VSSH3VSSH6VSSH7VSSH8VSSH9VSSJ4VSSJ7VSS
GTL_DET
VSS
VSS
AN17
H28
AN2
VSS
VSS
AN20
VSS
VSS
AN23
VSS
VSS
VSS
VSS
AN24
VSS
VSS
AN27
VSS
VSS
AN28
VSS
VSS
AN7
VSS
VSS
VSSB1VSS
B11
VSS
VSS
B14
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
ZIF-SOCK775-15u
H14
H13
H12
H11
H10
G1
F7
F4
F22
F19
F16
F13
F10
E8
E29
E28
E27
E26
E25
E20
E2
E17
E14
E11
D9
D6
D5
D3
D24
D21
D18
D15
D12
C7
C4
C24
C22
C19
C16
C13
C10
B8
B5
B24
B20
B17
VSS
VSS
L26
VSS
VSS
AM13
L25
VSS
VSS
AM16
L24
VSS
VSS
AM17
L23
VSS
VSS
AM20
VSSK7VSS
VSS
AM23
K5
VSS
AM24
K2
VSS
AM27
VSS
AM28
VSS
AM4
V30
V29
V28
V27
V26
V25
V24
VSS
AH23
AH24
VSS
VSS
AH3
VSS
VSS
AH6
VSS
VSS
VSS
VSS
AH7
V23
VSS
VSS
VSSU7VSSU1VSST7VSST6VSST3VSSR7VSSR5VSS
VSS
VSS
VSS
AJ10
AJ13
AJ16
AC4
AE3
AE4
D14
E23
E24
F23
RSVD
RSVD
RSVDE5RSVDE6RSVDE7RSVD
VSS
VSS
VSS
AF17
AF20
AF23
VSS
AF24
VSS
AF25
VSS
AF26
B13
RSVDF6RSVD
RSVDH2RSVDJ2RSVDJ3RSVDN4RSVDP5RSVDT2RSVDV1RSVDW1RSVD
VSS
VSS
VSS
AF27
AF28
AF29
U22C
RSVD
RSVD
RSVD
AE29
VSS
AE30
VSS
RSVDD1RSVD
VSS
VSS
VSS
VSS
AE5
AE7
AF10
AF13
AF16
A12
VSS
A15
VSS
A18
VSS
A2
VSS
A21
VSS
A24
VSS
A6
VSS
A9
VSS
AA23
VSS
AA24
VSS
AA25
VSS
AA26
VSS
AA27
VSS
C C
B B
AA28
AA29
AA30
AB23
AB24
AB25
AB26
AB27
AB28
AB29
AB30
AC3
AC6
AC7
AD4
AD7
AE10
AE13
AE16
AE17
AE2
AE20
AE24
AE25
AE26
AE27
AE28
VSS
VSS
AA3
VSS
VSS
AA6
VSS
AA7
VSS
AB1
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AB7
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
Y3
VSSY7VSSY5VSSY2VSSW7VSSW4VSSV7VSSV6VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AF3
AF6
AF7
AF30
AG10
AG13
AG16
AG17
AG20
AG23
AG24
AG7
VSS
AH1
VSS
VSS
AH10
VSS
AH13
VSS
AH16
VSS
AH17
VSSV3VSS
VSS
AH20
AJ17
VSS
AJ20
VSS
AJ23
VSS
AJ24
VSS
AJ27
VSS
AJ28
VSS
R30
AJ29
VSS
R29
VSS
VSS
AJ30
R28
R27
R26
R25
R24
R23
P30
P29
P28
P27
P26
P25
P24
P23
VSS
VSS
VSS
VSS
VSS
VSS
VSSR2VSSP7VSSP4VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AJ4
AJ7
AK10
AK13
AK16
AK17
AK2
AK20
AK23
AK24
AK27
AK28
AK29
AK30
AK5
AK7
AL10
AL13
L30
VSSN7VSSN6VSSN3VSSM7VSSM1VSSL7VSSL6VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AL16
AL17
AL20
AL23
AL24
AL27
AL28
VSSL3VSS
VSS
AL3
L29
L28
L27
VSS
VSS
VSS
AL7
AM1
AM10
A A
5
4
3
2
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
Intel LGA775 GND
Size Document Number Re v
MS-9615
Date: Sheet
of
10 34Tuesday, November 02, 2004
1
100Custom
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg7.png)
5
4
3
2
1
http://adf.ly/3o8pJ
BI
H_A#[3..31]8
D D
H_REQ#[0..4]8
H_ADSTB#08
C C
B B
H_RS#[0..2]8
H_ADSTB#18
H_DSTBP#08
H_DSTBN#08
H_DBI#08
H_DSTBP#18
H_DSTBN#18
H_DBI#18
H_DSTBP#28
H_DSTBN#28
H_DBI#28
H_DSTBP#38
H_DSTBN#38
H_DBI#38
H_ADS#8
H_BNR#8
H_BPRI#8
H_BR#08
H_CPURST#8,31
H_DBSY#8
H_DEFER#8
H_DRDY#8
H_EDRDY#8
H_HIT#8
H_HITM#8
H_LOCK#8
H_PCREQ#8
H_RS#[0..2]
OUT
H_TRDY#8
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
BI
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
H_ADSTB#0
BI
H_ADSTB#1
BI
H_DSTBP#0
BI
H_DSTBN#0
BI
H_DBI#0
BI
H_DSTBP#1
BI
H_DSTBN#1
BI
H_DBI#1
BI
H_DSTBP#2
BI
H_DSTBN#2
BI
H_DBI#2
BI
H_DSTBP#3
BI
H_DSTBN#3
BI
H_DBI#3
BI
H_ADS#
BI
H_BNR#
BI
H_BPRI#
OUT
H_BR#0
BI
H_CPURST#
OUT
H_DBSY#
BI
H_DEFER#
OUT
H_DRDY#
BI
H_EDRDY#
BI
H_HIT#
BI
H_HITM#
BI
H_LOCK#
BI
H_PCREQ#
IN
H_RS#0
H_RS#1
H_RS#2
H_T RDY#
BI
H29
K29
J29
G30
G32
K30
L29
M30
L31
L28
J28
K27
K33
M28
R29
L26
N26
M26
N31
P26
N29
P28
R28
N33
T27
T31
U28
T26
T29
F33
E32
H31
G31
F31
J31
N27
E33
E35
E34
H26
F26
J26
J19
F19
K19
B29
C29
B26
M31
M35
E30
R33
G24
L35
J35
M32
P33
L34
N35
L33
E31
K34
P34
J32
N34
ALDERWOOD
U24A
REV=1.0
HA3
HA4
HA5
HA6
HA7
CORE
HA8
HA9
HA10
HA11
HA12
HA13
HA14
HA15
HA16
HA17
HA18
HA19
HA20
HA21
HA22
HA23
HA24
HA25
HA26
HA27
HA28
HA29
HA30
HA31
HREQ0
HREQ1
HREQ2
HREQ3
HREQ4
HADSTB0
HADSTB1
HDSTBP0
HDSTBN0
HDINV0
HDSTBP1
HDSTBN1
HDINV1
HDSTBP2
HDSTBN2
HDINV2
HDSTBP3
HDSTBN3
HDINV3
HADS
HBNR
HBPRI
HBREQ0
HCPURST
HDBSY
HDEFER
HDRDY
HEDRDY
HHIT
HHITM
HLOCK
HPCREQ
HRS0
HRS1
HRS2
HTRDY
DCL_CORE_GMCH
(INTEL-925X-B2)
BI
CK_H_MCH 7
CK_H_MCH# 7
H_D#[0..63] 8
U24B
EXP_PXP0
EXP_RXN0
EXP_PXP1
EXP_RXN1
EXP_PXP2
EXP_RXN2
EXP_PXP3
EXP_RXN3
EXP_PXP4
EXP_RXN4
EXP_PXP5
EXP_RXN5
EXP_PXP6
EXP_RXN6
EXP_PXP7
EXP_RXN7
EXP_PXP8
EXP_RXN8
EXP_PXP9
EXP_RXN9
EXP_PXP10
EXP_RXN10
EXP_PXP11
EXP_RXN11
EXP_PXP12
EXP_RXN12
EXP_PXP13
EXP_RXN13
EXP_PXP14
EXP_RXN14
EXP_PXP15
EXP_RXN15
DMI_PXP0
DMI_PXN0
DMI_PXP1
DMI_PXN1
DMI_PXP2
DMI_PXN2
DMI_PXP3
DMI_PXN3
GCLKP
GCLKN
RSV
RSV
BOM=CORE
FIN=NB
(INTEL-925X-B2)
REV=1.0
EXP_TXP0
EXP_TXN0
EXP_TXP1
EXP_TXN1
EXP_TXP2
EXP_TXN2
EXP_TXP3
EXP_TXN3
EXP_TXP4
EXP_TXN4
EXP_TXP5
EXP_TXN5
EXP_TXP6
EXP_TXN6
EXP_TXP7
EXP_TXN7
EXP_TXP8
EXP_TXN8
EXP_TXP9
EXP_TXN9
EXP_TXP10
EXP_TXN10
EXP_TXP11
EXP_TXN11
EXP_TXP12
EXP_TXN12
EXP_TXP13
EXP_TXN13
EXP_TXP14
EXP_TXN14
EXP_TXP15
EXP_TXN15
DMI_TXP0
DMI_TXN0
DMI_TXP1
DMI_TXN1
DMI_TXP2
DMI_TXN2
DMI_TXP3
DMI_TXN3
EXP_COMPO
EXP_COMPI
2 of 8
C10
C9
A9
A8
C8
C7
A7
A6
C6
C5
C2
D2
E3
F3
F1
G1
G3
H3
H1
J1
J3
K3
K1
L1
L3
M3
M1
N1
N3
P3
P1
R1
R3
T3
T1
U1
U3
V3
V5
W5
Y10
W10
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
GRCOMP
EXP_A_TXP_0 18
EXP_A_TXN_0 18
EXP_A_TXP_1 18
EXP_A_TXN_1 18
EXP_A_TXP_2 18
EXP_A_TXN_2 18
EXP_A_TXP_3 18
EXP_A_TXN_3 18
EXP_A_TXP_4 18
EXP_A_TXN_4 18
EXP_A_TXP_5 18
EXP_A_TXN_5 18
EXP_A_TXP_6 18
EXP_A_TXN_6 18
EXP_A_TXP_7 18
EXP_A_TXN_7 18
EXP_A_TXP_8 18
EXP_A_TXN_8 18
EXP_A_TXP_9 18
EXP_A_TXN_9 18
EXP_A_TXP_10 18
EXP_A_TXN_10 18
EXP_A_TXP_11 18
EXP_A_TXN_11 18
EXP_A_TXP_12 18
EXP_A_TXN_12 18
EXP_A_TXP_13 18
EXP_A_TXN_13 18
EXP_A_TXP_14 18
EXP_A_TXN_14 18
EXP_A_TXP_15 18
EXP_A_TXN_15 18
OUT
DMI_TXP0 19
OUT
DMI_TXN0 19
OUT
DMI_TXP1 19
OUT
DMI_TXN1 19
OUT
DMI_TXP2 19
OUT
DMI_TXN2 19
OUT
DMI_TXP3 19
OUT
DMI_TXN3 19
E11
F11
J11
H11
F9
E9
F7
E7
B3
B4
D5
E5
G6
G5
H8
H7
J6
J5
K8
K7
L6
L5
P10
R10
M8
M7
N6
N5
P7
P8
R6
R5
U5
U6
T9
T8
V7
V8
V10
U10
A11
B11
K13
J13
DMI_RXP019
DMI_RXN019
DMI_RXP119
DMI_RXN119
DMI_RXP219
DMI_RXN219
DMI_RXP319
DMI_RXN319
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
CK_PE_100M_MCH
IN
CK_PE_100M_MCH#
IN
EXP_A_RXP_018
EXP_A_RXN_018
EXP_A_RXP_118
EXP_A_RXN_118
EXP_A_RXP_218
EXP_A_RXN_218
EXP_A_RXP_318
EXP_A_RXN_318
EXP_A_RXP_418
EXP_A_RXN_418
EXP_A_RXP_518
EXP_A_RXN_518
EXP_A_RXP_618
EXP_A_RXN_618
EXP_A_RXP_718
EXP_A_RXN_718
EXP_A_RXP_818
EXP_A_RXN_818
EXP_A_RXP_918
EXP_A_RXN_918
EXP_A_RXP_1018
EXP_A_RXN_1018
EXP_A_RXP_1118
EXP_A_RXN_1118
EXP_A_RXP_1218
EXP_A_RXN_1218
EXP_A_RXP_1318
EXP_A_RXN_1318
EXP_A_RXP_1418
EXP_A_RXN_1418
EXP_A_RXP_1518
EXP_A_RXN_1518
CK_PE_100M_MCH7
CK_PE_100M_MCH#7
H_D#0
J33
HD0
H_D#1
H33
HD1
H_D#2
J34
HD2
H_D#3
G35
HD3
H_D#4
H35
HD4
H_D#5
G34
HD5
H_D#6
F34
HD6
HVREF
HCLKP
HCLKN
1 of 8
HD10
HD11
HD12
HD13
HD14
HD15
HD16
HD17
HD18
HD19
HD20
HD21
HD22
HD23
HD24
HD25
HD26
HD27
HD28
HD29
HD30
HD31
HD32
HD33
HD34
HD35
HD36
HD37
HD38
HD39
HD40
HD41
HD42
HD43
HD44
HD45
HD46
HD47
HD48
HD49
HD50
HD51
HD52
HD53
HD54
HD55
HD56
HD57
HD58
HD59
HD60
HD61
HD62
HD63
H_D#7
G33
HD7
H_D#8
D34
HD8
H_D#9
C33
HD9
H_D#10
D33
H_D#11
B34
H_D#12
C34
H_D#13
B33
H_D#14
C32
H_D#15
B32
H_D#16
E28
H_D#17
C30
H_D#18
D29
H_D#19
H28
H_D#20
G29
H_D#21
J27
H_D#22
F28
H_D#23
F27
H_D#24
E27
H_D#25
E25
H_D#26
G25
H_D#27
J25
H_D#28
K25
H_D#29
L25
H_D#30
L23
H_D#31
K23
H_D#32
J22
H_D#33
J24
H_D#34
K22
H_D#35
J21
H_D#36
M21
H_D#37
H23
H_D#38
M19
H_D#39
K21
H_D#40
H20
H_D#41
H19
H_D#42
M18
H_D#43
K18
H_D#44
K17
H_D#45
G18
H_D#46
H18
H_D#47
F17
H_D#48
A25
H_D#49
C27
H_D#50
C31
H_D#51
B30
H_D#52
B31
H_D#53
A31
H_D#54
B27
H_D#55
A29
H_D#56
C28
H_D#57
A28
H_D#58
C25
H_D#59
C26
H_D#60
D27
H_D#61
A27
H_D#62
E24
H_D#63
B25
HXSWING
A23
HXSCOMP
D24
HXRCOMP
B23
MCH_GTLREF
A24
CK_H_MCH
M23
M22
CK_H_MCH#
IN
IN
NB
HSWING
HSCOMP
HRCOMP
V_FSB_VTT
C248
X_C2.2P50N
HXSCOMP
HXRCOMP
100Custom
of
11 34Tuesday, November 02, 2004
1
R309 60.4R1%0402
V_FSB_VTT
HD_SWING VOLTAGE "10 MIL TRACE , 7 MIL
SPACE" HD_SWING S/B 1/4*VTT +/- 2%
PLACE DIVIDER RESISTOR NEAR VTT
R308
A A
301R1%0402
R317
102R1%0402
HXSWING
C254
C1U10Y
IN
GTLREF_SEL8,10
5
VCORE
+12V
R1786
10KR
R1785
619R1%0402
D S
V_FSB_VTT
Q132
N-2N7002_SOT23
G
4
R300
100R1%0402
R301
210R1%0402
MCH_GTLREF
C237
C1U10Y
C236
C0.1U25X
R316
20R1%0402
V_1P5_CORE
R320 24.9R1%
3
GRCOMP
2
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
Alderwood FSB/PCIE/DMI Signal
Size Document Number Rev
MS-9615
Date: Sheet
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg8.png)
5
4
3
2
1
http://adf.ly/3o8pJ
ALDERWOOD
D D
MAA_A[0..13]15,17
WE_A#15,17
CAS_A#15,17
RAS_A#15,17
SBS_A[0..2]15,17
SCS_A#[0..3]15,17
SCKE_A[0..3]15,17
C C
ODT_A[0..3]15,17
P_DDR0_A15
N_DDR0_A15
P_DDR1_A15
N_DDR1_A15
P_DDR2_A15
N_DDR2_A15
P_DDR3_A15
N_DDR3_A15
P_DDR4_A15
N_DDR4_A15
P_DDR5_A15
N_DDR5_A15
SDQS_A15
SDQS_A#15
B B
TP53
TP61
TP59
A A
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
MAA_A0
MAA_A1
MAA_A2
MAA_A3
MAA_A4
MAA_A5
MAA_A6
MAA_A7
MAA_A8
MAA_A9
MAA_A10
MAA_A11
MAA_A12
MAA_A13
WE_A#
CAS_A#
RAS_A#
SBS_A0
SBS_A1
SBS_A2
SCS_A#0
SCS_A#1
SCS_A#2
SCS_A#3
SCKE_A0
SCKE_A1
SCKE_A2
SCKE_A3
ODT_A0
ODT_A1
ODT_A2
ODT_A3
P_DDR0_A
OUT
N_DDR0_A
OUT
P_DDR1_A
OUT
N_DDR1_A
OUT
P_DDR2_A
OUT
N_DDR2_A
OUT
P_DDR3_A
OUT
N_DDR3_A
OUT
P_DDR4_A
OUT
N_DDR4_A
OUT
P_DDR5_A
OUT
N_DDR5_A
OUT
SDQS_A
BI
SDQS_A#
BI
SCB_A0
SCB_A1
SCB_A2
SCB_A3
SCB_A4
SCB_A5
SCB_A6
SCB_A7
TP_SADDR1MA13
TP_SA_RCVENOUT
TP_SA_RCVENIN
SM_XSLEWIN
MCH_VREF_A
5
AN26
AP25
AN25
AR24
AP23
AN22
AR23
AN21
AN23
AP22
AP26
AP21
AN20
AN30
AN28
AP29
AP27
AN27
AR27
AR20
AR29
AN31
AR28
AP31
AP19
AN19
AN18
AR19
AP30
AP32
AN29
AN32
AM30
AC34
AC35
AK28
AC33
AB34
AA31
AA30
AB29
AB33
AH15
AE16
AK12
AL29
AN2
AN3
AL28
AM3
AM2
V30
U30
V32
V31
R30
R31
Y30
AJ12
AE7
U24C
REV=1.0
SMA_A0
SMA_A1
SMA_A2
SMA_A3
SMA_A4
SMA_A5
SMA_A6
SMA_A7
SMA_A8
SMA_A9
SMA_A10
BOM=CORE
SMA_A11
SMA_A12
SMA_A13
SWE_A
SCAS_A
SRAS_A
SBS_A0
SBS_A1
SBS_A2
SCS_A0
SCS_A1
SCS_A2
SCS_A3
SCKE_A0
SCKE_A1
SCKE_A2
SCKE_A3
SODT_A0
SODT_A1
SODT_A2
SODT_A3
SCLK_A0
SCLK_A0
SCLK_A1
SCLK_A1
SCLK_A2
SCLK_A2
SCLK_A3
SCLK_A3
SCLK_A4
SCLK_A4
SCLK_A5
SCLK_A5
SDQS_A8
SDQS_A8
SCB_A0
SCB_A1
SCB_A2
SCB_A3
SCB_A4
SCB_A5
SCB_A6
SCB_A7
RSV
RSV/TP1
RSV/TP0
SM_SLEWOUT0
SM_SLEWIN0
SVREF0
(INTEL-925X-B2)
FIN=NB
3 of 8
SDQS_A0
SDQS_A0
SDM_A0
SDQ_A0
SDQ_A1
SDQ_A2
SDQ_A3
SDQ_A4
SDQ_A5
SDQ_A6
SDQ_A7
SDQS_A1
SDQS_A1
SDM_A1
SDQ_A8
SDQ_A9
SDQ_A10
SDQ_A11
SDQ_A12
SDQ_A13
SDQ_A14
SDQ_A15
SDQS_A2
SDQS_A2
SDM_A2
SDQ_A16
SDQ_A17
SDQ_A18
SDQ_A19
SDQ_A20
SDQ_A21
SDQ_A22
SDQ_A23
SA_DQS_3
SA_DQS_3
SA_DM_3
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SDQS_A4
SDQS_A4
SDM_A4
SDQ_A32
SDQ_A33
SDQ_A34
SDQ_A35
SDQ_A36
SDQ_A37
SDQ_A38
SDQ_A39
SDQS_A5
SDQS_A5
SDM_A5
SDQ_A40
SDQ_A41
SDQ_A42
SDQ_A43
SDQ_A44
SDQ_A45
SDQ_A46
SDQ_A47
SDQS_A6
SDQS_A6
SDM_A6
SDQ_A48
SDQ_A49
SDQ_A50
SDQ_A51
SDQ_A52
SDQ_A53
SDQ_A54
SDQ_A55
SDQS_A7
SDQS_A7
SDM_A7
SDQ_A56
SDQ_A57
SDQ_A58
SDQ_A59
SDQ_A60
SDQ_A61
SDQ_A62
SDQ_A63
AG1
AG2
AF2
AE3
AF3
AH3
AJ2
AE2
AE1
AG3
AH2
AL3
AL2
AL1
AK2
AK3
AN4
AP4
AJ1
AJ3
AP2
AP3
AP7
AN7
AP6
AP5
AK7
AM9
AL7
AR5
AN5
AM7
AM8
AH16
AG17
AF17
AE17
AF16
AL17
AH17
AE15
AD17
AK16
AJ17
AK27
AJ28
AJ33
AK29
AK31
AH27
AD27
AL30
AL31
AG27
AF28
AG35
AG33
AG34
AH34
AH35
AF33
AE33
AK34
AJ34
AG32
AF34
AA34
AA35
AA33
AD31
AD35
Y33
W34
AE35
AE34
AA32
Y35
U34
U35
U33
V34
V33
R32
R34
W35
W33
T33
T35
DQS_A0
DQS_A#0
DQM_A0
DATA_A0
DATA_A1
DATA_A2
DATA_A3
DATA_A4
DATA_A5
DATA_A6
DATA_A7
DQS_A1
DQS_A#1
DQM_A1
DATA_A8
DATA_A9
DATA_A10
DATA_A11
DATA_A12
DATA_A13
DATA_A14
DATA_A15
DQS_A2
DQS_A#2
DQM_A2
DATA_A16
DATA_A17
DATA_A18
DATA_A19
DATA_A20
DATA_A21
DATA_A22
DATA_A23
DQS_A3
DQS_A#3
DQM_A3
DATA_A24
DATA_A25
DATA_A26
DATA_A27
DATA_A28
DATA_A29
DATA_A30
DATA_A31
DQS_A4
DQS_A#4
DQM_A4
DATA_A32
DATA_A33
DATA_A34
DATA_A35
DATA_A36
DATA_A37
DATA_A38
DATA_A39
DQS_A5
DQS_A#5
DQM_A5
DATA_A40
DATA_A41
DATA_A42
DATA_A43
DATA_A44
DATA_A45
DATA_A46
DATA_A47
DQS_A6
DQS_A#6
DQM_A6
DATA_A48
DATA_A49
DATA_A50
DATA_A51
DATA_A52
DATA_A53
DATA_A54
DATA_A55
DQS_A7
DQS_A#7
DQM_A7
DATA_A56
DATA_A57
DATA_A58
DATA_A59
DATA_A60
DATA_A61
DATA_A62
DATA_A63
MAA_B[0..13]16,17
WE_B#16,17
CAS_B#16,17
RAS_B#16,17
SBS_B[0..2]16,17
SCS_B#[0..3]16,17
SCKE_B[0..3]16,17
ODT_B[0..3]16,17
P_DDR0_B16
N_DDR0_B16
P_DDR1_B16
N_DDR1_B16
P_DDR2_B16
N_DDR2_B16
P_DDR3_B16
N_DDR3_B16
P_DDR4_B16
N_DDR4_B16
P_DDR5_B16
N_DDR5_B16
SDQS_B16
SDQS_B#16
TP56
TP62
TP63
4
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
BI
BI
TP_SMAA_DDR_B
TP_SB_RCVENOUT
TP_SB_RCVENIN
SM_YSLEWIN
MAA_B1
MAA_B2
MAA_B3
MAA_B4
MAA_B5
MAA_B6
MAA_B7
MAA_B8
MAA_B9
MAA_B10
MAA_B11
MAA_B12
MAA_B13
WE_B#
CAS_B#
RAS_B#
SBS_B0
SBS_B1
SBS_B2
SCS_B#0
SCS_B#1
SCS_B#2
SCS_B#3
SCKE_B0
SCKE_B1
SCKE_B2
SCKE_B3
ODT_B0
ODT_B1
ODT_B2
ODT_B3
P_DDR0_B
N_DDR0_B
P_DDR1_B
N_DDR1_B
P_DDR2_B
N_DDR2_B
P_DDR3_B
N_DDR3_B
P_DDR4_B
N_DDR4_B
P_DDR5_B
N_DDR5_B
SDQS_B
SDQS_B#
SCB_B0
SCB_B1
SCB_B2
SCB_B3
SCB_B4
SCB_B5
SCB_B6
SCB_B7
MCH_VREF_B
SMRCOMP_P
SMRCOMP_N
SMOCDCOMP1
SMOCDCOMP0
MAA_B0
OUT
AN15
AR15
AN14
AP14
AN13
AN11
AP13
AR11
AR12
AP11
AP15
AP10
AN10
AM34
AP17
AP18
AN17
AR16
AN16
AP33
AM33
AN33
AP34
AN34
AH23
AG23
AE26
AE25
AK22
AD28
AD29
AK21
AK18
AD32
AK15
AE10
3
AN9
AR9
AP9
AR8
AN8
AL34
AL35
AL33
AK9
AL9
AL23
AJ11
AL11
AJ21
AJ20
AJ18
AJ23
AJ24
AL20
AL21
AL22
AL15
AF9
AE8
AG8
AG4
AE5
AF5
U24D
ALDERWOOD
REV=1.0
SMA_B0
SMA_B1
SMA_B2
SMA_B3
SMA_B4
SMA_B5
SMA_B6
SMA_B7
SMA_B8
SMA_B9
SMA_B10
SMA_B11
SMA_B12
SMA_B13
SWE_B
SCAS_B
SRAS_B
SBS_B0
SBS_B1
SBS_B2
SCS_B0
SCS_B1
SCS_B2
SCS_B3
SCKE_B0
SCKE_B1
SCKE_B2
SCKE_B3
SODT_B0
SODT_B1
SODT_B2
SODT_B3
SCLK_B0
SCLK_B0
SCLK_B1
SCLK_B1
SCLK_B2
SCLK_B2
SCLK_B3
SCLK_B3
SCLK_B4
SCLK_B4
SCLK_B5
SCLK_B5
SDQS_B8
SDQS_B8
SCB_B0
SCB_B1
SCB_B2
SCB_B3
SCB_B4
SCB_B5
SCB_B6
SCB_B7
RSV
RSV/TP3
RSV/TP2
SM_SLEWIN1
SM_SLEWOUT1
SVREF1
SRCOMP1
SRCOMP0
SOCOMP1
SOCOMP0
(INTEL-925X-B2)
NB
CORE
4 of 8
DCL_CORE_GMCH
SDQS_B0
SDQS_B0
SDM_B0
SDQ_B0
SDQ_B1
SDQ_B2
SDQ_B3
SDQ_B4
SDQ_B5
SDQ_B6
SDQ_B7
SDQS_B1
SDQS_B1
SDM_B1
SDQ_B8
SDQ_B9
SDQ_B10
SDQ_B11
SDQ_B12
SDQ_B13
SDQ_B14
SDQ_B15
SDQS_B2
SDQS_B2
SDM_B2
SDQ_B16
SDQ_B17
SDQ_B18
SDQ_B19
SDQ_B20
SDQ_B21
SDQ_B22
SDQ_B23
SDQS_B3
SDQS_B3
SDM_B3
SDQ_B24
SDQ_B25
SDQ_B26
SDQ_B27
SDQ_B28
SDQ_B29
SDQ_B30
SDQ_B31
SDQS_B4
SDQS_B4
SDM_B4
SDQ_B32
SDQ_B33
SDQ_B34
SDQ_B35
SDQ_B36
SDQ_B37
SDQ_B38
SDQ_B39
SDQS_B5
SDQS_B5
SDM_B5
SDQ_B40
SDQ_B41
SDQ_B42
SDQ_B43
SDQ_B44
SDQ_B45
SDQ_B46
SDQ_B47
SDQS_B6
SDQS_B6
SDM_B6
SDQ_B48
SDQ_B49
SDQ_B50
SDQ_B51
SDQ_B52
SDQ_B53
SDQ_B54
SDQ_B55
SDQS_B7
SDQS_B7
SDM_B7
SDQ_B56
SDQ_B57
SDQ_B58
SDQ_B59
SDQ_B60
SDQ_B61
SDQ_B62
SDQ_B63
AH8
AH9
AH10
AG11
AG10
AJ7
AJ6
AE11
AF11
AJ8
AH7
AM5
AL5
AK5
AK10
AL4
AL8
AF12
AH4
AJ5
AL6
AN6
AH13
AG14
AH12
AF13
AD14
AF14
AE14
AD12
AE13
AK13
AL14
AG20
AF20
AE20
AD18
AE19
AL18
AK19
AF15
AD15
AH19
AH21
AH25
AG26
AF25
AF24
AG24
AL26
AJ26
AF23
AD23
AL25
AJ25
AH28
AH30
AH31
AK32
AJ31
AG31
AF30
AJ29
AK33
AG30
AG28
AB31
AC30
AD24
AF27
AE27
AC26
AB26
AE31
AE29
AC28
AB27
W27
Y28
W31
AA28
W29
V28
V29
Y26
AA29
W26
U26
DQS_B0
DQS_B#0
DQM_B0
DATA_B0
DATA_B1
DATA_B2
DATA_B3
DATA_B4
DATA_B5
DATA_B6
DATA_B7
DQS_B1
DQS_B#1
DQM_B1
DATA_B8
DATA_B9
DATA_B10
DATA_B11
DATA_B12
DATA_B13
DATA_B14
DATA_B15
DQS_B2
DQS_B#2
DQM_B2
DATA_B16
DATA_B17
DATA_B18
DATA_B19
DATA_B20
DATA_B21
DATA_B22
DATA_B23
DQS_B3
DQS_B#3
DQM_B3
DATA_B24
DATA_B25
DATA_B26
DATA_B27
DATA_B28
DATA_B29
DATA_B30
DATA_B31
DQS_B4
DQS_B#4
DQM_B4
DATA_B32
DATA_B33
DATA_B34
DATA_B35
DATA_B36
DATA_B37
DATA_B38
DATA_B39
DQS_B5
DQS_B#5
DQM_B5
DATA_B40
DATA_B41
DATA_B42
DATA_B43
DATA_B44
DATA_B45
DATA_B46
DATA_B47
DQS_B6
DQS_B#6
DQM_B6
DATA_B48
DATA_B49
DATA_B50
DATA_B51
DATA_B52
DATA_B53
DATA_B54
DATA_B55
DQS_B7
DQS_B#7
DQM_B7
DATA_B56
DATA_B57
DATA_B58
DATA_B59
DATA_B60
DATA_B61
DATA_B62
DATA_B63
R344 1KR1%0402
VCC_DDR2
R339
1KR1%0402
PLACE CLOSE TO MCH
VCC_DDR2
R345
80.6R1%0402
C297
C0.1U25X
R340 80.6R1%0402
R348 40.2R1%0402
R351 40.2R1%0402
DATA_A[0..63]
DQS_A[0..7]
DQS_A#[0..7]
SCB_A[0..7] SCB_B[0..7]
DQM_A[0..7]
2
BI
DATA_A[0..63] 15
BI
DQS_A[0..7] 15
BI
DQS_A#[0..7] 15
BI
SCB_A[0..7] 15
BI
DQM_A[0..7] 15
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
Alderwood Memory Signal
Size Document Number R ev
MS-9615
Date: Sheet
CB70
C1U10Y
SMRCOMP_N
SMRCOMP_P
SMOCDCOMP1
SMOCDCOMP0
MCH_VREF_B
C296
C0.1U25X
MCH_VREF_A
C289
C0.1U25X
DATA_B[0..63]
DQS_B[0..7]
DQS_B#[0..7]
DQM_B[0..7]
BI
DATA_B[0..63] 16
BI
DQS_B[0..7] 16
BI
DQS_B#[0..7] 16
BI
SCB_B[0..7] 16
BI
DQM_B[0..7] 16
100Custom
of
12 34Tuesday, November 02, 2004
1
![](/html/75/758f/758fe93577d847311d27d08218d9e76925f0c557eeb0a326531579a49bdf3dfe/bg9.png)
5
4
3
2
1
http://adf.ly/3o8pJ
U24E
ALDERWOOD
NOA_0
H16
NOA_1
D D
C C
B B
TP67
TP68
TP69
TP70
TP71
V_1P5_CORE
NOA_2
NOA_3
NOA_4
NOA_5
NOA_6
NOA_7
NOA_8
NOA_9
AR35
AR34
AP35
AM24
AM21
AM18
AM15
AM12
AL27
AK24
AJ14
AH24
AG29
AG25
AG6
AF22
AF19
AE30
AE18
AD30
AD21
AC24
AC23
AB12
AA12
W12
AC22
AC21
AC20
AC19
AC18
AC17
AC16
AC15
AC14
AC13
AC12
E15
D17
M16
C15
A16
B15
C14
K15
M10
AR2
AR1
AP1
AH5
V12
U12
R24
R12
P30
P24
F15
L10
Y12
T12
REV =1.0
BSEL_0
BSEL_1
BSEL_2
RSV
FIN=NB
RSV
BOM=CORE
MTYPE
EXP_SLR
RSV
RSV
RSV
VCC
VSS
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
RSVRD
RSVRD
RSVRD
RSVRD
RSVRD
RSVRD
RSVRD
RSVRD
RSVRD
RSVRD
RSVRD
(INTEL-925X-B2)
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RSV
DREFCLKP
DREFCLKN
RSV
EXTTS
RSV
RSV
RSTIN
PWROK
ICH_SYNC
5 of 8
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
R753 0R
E12
V_2P5_DAC_FILTERED
D12
F14
D14
H14
G14
E14
J14
L14
M15
M13
M12
A15
P23
P12
N24
N23
N22
N12
L19
L12
K12
J12
H17
H15
H12
G12
F24
F12
E16
C16
B35
B1
A34
A2
EXTTS
K16
TP_BMBUSY
G16
TESTIN
R35
PLTRST_MCH#
AF7
PWROK
AG7
ICH_SYNC#
M14
TPEV_MCH_DET
A35
R304 10KR
MCH A1/A2 stepping only
V_1P5_CORE
V_2P5_MCH
TP37
TP42
IN
PLTRST_MCH# 31
IN
PWROK 20,30,31,32
OUT
ICH_SYNC# 20
TP30
ICH_SYNC#
V_2P5_MCH
R1845
X_8.2KR
NOA_6
NOA_0H_FSBSEL0
NOA_1H_FSBSEL1
NOA_2
NOA_5
DDR2 Mode
V_1P5_CORE
H_FSBSEL07,8
H_FSBSEL17,8
H_FSBSEL27,8
IN
IN
IN
R322 10KR
R314 10KR
H_FSBSEL2
R310 10KR
R307 1KR
R325 X_1KR R315 1KR
0
133 MHZ (533)
1
200 MHZ (800)
0
TABLE
PSB FREQUENCY
Micro-Star Int'l Co., Ltd.
No.69, Li-De St, Jung-He City, Taipei Hsien, Taiwan. http://www.msi.com.tw
Title
Alderwood Misc/Power Signal
Size Document Number Re v
MS-9615
4
3
2
Date: Sheet
13 34Tuesday, November 02, 2004
1
100B
of
A A
5
BSEL
2
1
0
0
0
1