MSI MS-7548 Schematics

5
4
3
2
1
MSI
MS-7548 Ver: 0A
D D
(Aspen)
CPU:
AMD M2 Athlon 64/Athlon 64 FX AM2R2
Title Page
Cover Sheet 1
GPIO Configuration
2Block Diagram 3
Clock Distribution 4
System Chipset:
AMD/ATI RS780 AMD/ATI SB700
Power Deliver Chart
AMD AMr2 940 FIRST LOGICAL DDR DIMM
On Board Chipset:
Winbond Super I/O -- W83202G-C LAN -- RTL8111C/D HD Codec -- ALC888S BIOS -- SPI ROM 8M
C C
1394 -- JMB381
Main Memory:
DDR II X 4 (Max 16GB)
Expansion Slots:
PCI-E X 16 *1 PCI-E X 1 *3
PCI 2.2 Extender X 1
SECOND LOGICAL DDR DIMM
DDR Terminatior
AMD/ATI RS780 AMD/ATI SB700
PCI EXPRESS X16 & X 1 SLOT
Clock-Gen Realtek RTM880T794
PCI Extender USB connectors Azalia Codec-ALC888S VGA CONN DVI CONNECTOR LAN - Realtek 8111C
Clock Generator:
Controller--Realtek RTM880T794
B B
PWM:
Controller -- Intersil ISL6323
1394 Controller - JMB381
LPC-W83202G-C / FDD FAN
VRM--Intersil ISL6323 VCC_DDR & VCC1_1 NB
ACPI by UPI ATX/Front Panel/KB/EMI BOM - Option Parts POWER OK MAP RESET MAP History
5 6 ~ 9 10 11 12 13 ~ 17 18 ~ 22 23 24 25 26 27 28 29 30 31 32 33 34 35
36 37 38 39 40 41
A A
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
1
Cover Sheet
Cover Sheet
Cover Sheet
141
141
141
Sheet of
Sheet of
Sheet of
0A
0A
0A
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
5
4
3
2
Friday, May 30, 2008
5
4
3
2
1
Project RS-780 BLOCK DIAGRAM
DDRII 400,533,667,800
D D
AMD
128bit
UNBUFFERED DDRII DIMM1
UNBUFFERED DDRII DIMM3
AM2/AM2g2
DVI CON
D-SUB
HyperTransport LINK
TMDS
RGB
AM2 SOCKET
OUT
16x16 2.6GHZ(HT3)
IN
ATI NB - RS780
HyperTransport LINK0 CPU I/F
DDRII 400,533,667,800
128bit
UNBUFFERED DDRII DIMM2
DDRII FIRST LOGICAL DIMM DDRII SECOND LOGICAL DIMM
1 16X PCIE VIDEO I/F
USB 2.0
1 4X PCIE I/F WITH SB 2 1X PCIE I/F
A-LINK
4X PCIE
ATI SB - SB700
USB2.0 (12)
AZALIA
HD AUDIO HDR
AZALIA CODEC
PCIE GFX x16
C C
5X1 PCIE INTERFACE
JMB381 IEEE1394
USB-4USB-5
Realtek 8111C/8111D
USB-1USB-2USB-3
LANLAN 1394 1394
PCIE x16
PCIE x1 SLOT1 | SLOT3
USB-0 FrontFrontREARREARREARREAR
SATA2 (6 PORTS)
USB-10USB-11 FrontFront
B B
USB-7USB-8USB-9 Front FrontFrontFront
USB-6
AZALIA HD AUDIO 1.0 ACPI 1.1 SPI I/F
SERIAL ATA 2.0
SATA#0 SATA#1 SATA#2 SATA#3
PCI/PCI BRIDGE
PCI BUS
SPI Bus
SPI ROM 8M
UNBUFFERED DDRII DIMM4
SATA#4 SATA#5
CPU CORE POWER
ACPI CONTROLLER
uPI
NB CORE POWER ISL6323
CPU VLDT Power
RS780 CORE POWER PCIE & SB POWER DUAL POWER
A A
DDR2 DRAM POWER
ATX CON
5
PCI Extender
4
Winbond SIO
FLOPPY
3
LPC BUS
W83202G-C
KBD MOUSE
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
2
Friday, May 30, 2008
MS-7548
Block Diagram
Block Diagram
Block Diagram
1
Sheet of
Sheet of
Sheet of
241
241
241
0A
0A
0A
5
D D
C C
4
3
2
1
B B
PCI Config.
DEVICE MCP1 INT Pin REQ#/GNT#
PCI Slot 1
PCI Slot 2
A A
5
4
PCI_INTG#(C) PCI_INTF#(D) PCI_INTE#(A) PCI_INTH#(B) PCI_INTE#(A) PCI_INTH#(B) PCI_INTG#(C) PCI_INTF#(D)
PREQ#0 PGNT#0
PREQ#1 PGNT#1
3
IDSEL
AD27
AD29
CLOCK
PCICLK0
PCICLK1
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
C
C
C
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
2
Friday, May 30, 2008
MS-7548
GPIO Configuration
GPIO Configuration
GPIO Configuration
1
341
341
341
Sheet of
Sheet of
Sheet of
0A
0A
0A
5
4
3
2
1
DIMM3 DIMM4
D D
DIMM1 DIMM2
3 PAIR MEM CLK
3 PAIR MEM CLK
3 PAIR MEM CLK
3 PAIR MEM CLK
AM2/AM2g2 CPU AM2 SOCKET
C C
B B
1 PAIR CPU CLK
200MHZ
HT REFCLK
100MHz DIFF RS780
EXTERNAL CLK GEN.
NB-OSCIN
14.318MHZ
NB ALINK PCIE CLK
100MHZ
SB ALINK PCIE CLK
100MHZ
NB GFX PCIE CLK
100MHZ
NB GPP PCIE CLK
100MHZ
PCIE GFX CLK
100MHZ
PCIE GPP CLK
100MHZ
PCIE GPP CLK
100MHZ
PCIE GPP CLK
100MHZ
USB CLK
48MHZ
(RX780)
AMD/ATI NB RS780
PCIE GFX SLOT 1 - 16 LANES
PCIE GPP SLOT 1 - 3 LANE
PCIE IEEE1394
PCIE GBE
25MHZ OSC INPUT
25MHz LAN
CPU_HT_CLK
NB_HT_CLK
25M_48M_66M_OSC
AMD/ATI SB
SB700
NB_DISP_CLK
GPP_CLK3
PCIE_RCLK/ NB_LNK_CLK
SLT_GFX_CLK
GPP_CLK0
GPP_CLK1
GPP_CLK2
USB_CLK
PCI CLK0
33MHZ
PCI CLK1
33MHZ
PCI CLK2
33MHZ
PCI CLK3
33MHZ
PCI CLK4
33MHZ
PCI CLK5
33MHZ
LPC_CLK0
33MHZ
LPC CLK1
33MHZ
SB_BITCLK
48MHZ
PCI EXTENDER CLOCK 1 33MHz
PCI EXTENDER CLOCK 2 33MHz
SUPER IO W83202G-C 33MHz
HD AUDIO ALC 888S
25MHz
SIO CLK
48MHZ
25MHz SATA
32.768KHz
14.31818MHz
A A
5
External clock mode
Internal clock mode
4
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
3
2
Friday, May 30, 2008
MS-7548
Clock Distribution
Clock Distribution
Clock Distribution
1
Sheet of
Sheet of
Sheet of
441
441
441
0A
0A
0A
5
Power Deliver Chart
4
3
2
1
2.5V Shunt Regulator
VRM SW REGUALTOR
1.8V VCC Linear REGULATOR
D D
C C
ATX P/S WITH 1A STBY CURRENT
5V
5VSB
+/-5%
+/-5%
3.3V +/-5%
12V +/-5%
-12V +/-5%
CPU PW 12V +/-5%
5VDIMM Linear REGULATOR
1.8V VDD SW REGULATOR
1.2V VCC SW REGULATOR
VDDA25 (S0, S1)
VCCP (S0, S1) / VCC_NB (S0, S1)
0.9V VTT_DDR REGULATOR
1.1V VCC Linear REGULATOR
VCC_DDR (S0, S1, S3) VTT_DDR (S0, S1, S3)
DDRII DIMMX4
VDD MEM
12A
VTT_DDR
2A
NB_VCC1P1 (S0, S1)
VCC1_2 (S0, S1)
+1.8V_S0 (S0, S1)
AMD AM2r2 CPU
VDDA 2.5V 0.2A VDDCORE
0.8-1.55V
DDR2 MEM I/F VDD MEM 1.8V VTT MEM 0.9V
110A
VLDT 1.2V
NB RS780
VDDHT/RX 1.1V VDDHTTX 1.2V VDDPCIE 1.1V NB CORE VDDC
1.1V VDDA18PCIEPLL 1.8V
VDDA18PCIE 1.8V PLLs 1.8V VDD18/VDD18_MEM
1.8V VDD_MEM 1.8V/1.5V
AVDD 3.3V
10A 2A
0.5A
0.025A
0.135A
1.2A
0.5A
2.5A 10A
0.12A
0.9A
0.1A
0.5A
SB700
VCC3_SB Linear REGULATOR
VCC3_SB (S0, S1, S3, S5)
1.2V_SB Linear REGULATOR
+1.2VSB (S0, S1) VCC3_SB (S0, S1, S3, S5)
VCC3 (S0, S1)
+5VA Linear
B B
5VDUAL Linear REGULATOR
REGULATOR
+5VA (S0, S1)
VCC3_SB (S0, S1, S3, S5)
X4 PCI-E
ATA I/O
ATA PLL
PCI-E PVDD
SB CORE
CLOCK
1.2V S5 PW
3.3V S5 PW
USB CORE I/O
3.3V I/O
AUDIO CODEC
3.3V CORE
5V ANALOG
+3.3VDUAL (S3)
+3.3V (S0, S1)
+5V (S0, S1)
0.8A
0.5A
0.01A 80mA
0.6A
0.22A
0.01A
0.2A
0.45A
0.1A
0.1A
SUPER I/O
0.01A
0.01A
0.1A
5.0A
7.6A
0.5A
0.1A
X1 PCIE per
3.3V 12V
3.3Vaux
PCI Slot (per slot)
A A
5
5V
3.3V 12V
3.3VDual
-12V
0.375A
3.0A
0.5A
0.1A
4
X16 PCIE per
3.0A
3.3V
5.5A
12V
0.1A
3.3VDual
USB X8 FR
VDD 5VDual
4.0A
USB X4 RL 2XPS/2
VDD 5VDual
2.0A
3
5VDual
0.5A
ENTHENET
3.3V (S3)
3.3V (S0, S1)
0.1A
0.5A
IEEE-1394 x1
3.3V (S0, S1)
12V (S0, S1) 1.1A
0.1A
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
C
C
C
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
2
Friday, May 30, 2008
MS-7548
Power Deliver Chart
Power Deliver Chart
Power Deliver Chart
1
541
541
541
Sheet of
Sheet of
Sheet of
0A
0A
0A
5
4
3
2
1
L0_CLKIN_H(1) L0_CLKIN_L(1) L0_CLKIN_H(0) L0_CLKIN_L(0)
L0_CTLIN_H(1) L0_CTLIN_L(1) L0_CTLIN_H(0) L0_CTLIN_L(0)
L0_CADIN_H(15) L0_CADIN_L(15) L0_CADIN_H(14) L0_CADIN_L(14) L0_CADIN_H(13) L0_CADIN_L(13) L0_CADIN_H(12) L0_CADIN_L(12) L0_CADIN_H(11) L0_CADIN_L(11) L0_CADIN_H(10) L0_CADIN_L(10) L0_CADIN_H(9) L0_CADIN_L(9) L0_CADIN_H(8) L0_CADIN_L(8)
L0_CADIN_H(7) L0_CADIN_L(7) L0_CADIN_H(6) L0_CADIN_L(6) L0_CADIN_H(5) L0_CADIN_L(5) L0_CADIN_H(4) L0_CADIN_L(4) L0_CADIN_H(3) L0_CADIN_L(3) L0_CADIN_H(2) L0_CADIN_L(2) L0_CADIN_H(1) L0_CADIN_L(1) L0_CADIN_H(0) L0_CADIN_L(0)
VCC_DDR
R125 0R0402R125 0R0402
HT_CADIN_H[15..0] HT_CADIN_L[15..0] HT_CADOUT_H[15..0] HT_CADOUT_L[15..0]
CPU1A
CPU1A
HYPERTRANSPORT
HYPERTRANSPORT
L0_CLKOUT_H(1)
L0_CLKOUT_L(1)
L0_CLKOUT_H(0)
L0_CLKOUT_L(0) L0_CTLOUT_H(1)
L0_CTLOUT_L(1) L0_CTLOUT_H(0) L0_CTLOUT_L(0)
L0_CADOUT_H(15) L0_CADOUT_L(15) L0_CADOUT_H(14) L0_CADOUT_L(14) L0_CADOUT_H(13) L0_CADOUT_L(13) L0_CADOUT_H(12) L0_CADOUT_L(12) L0_CADOUT_H(11) L0_CADOUT_L(11) L0_CADOUT_H(10) L0_CADOUT_L(10)
L0_CADOUT_H(9) L0_CADOUT_L(9) L0_CADOUT_H(8) L0_CADOUT_L(8)
L0_CADOUT_H(7) L0_CADOUT_L(7) L0_CADOUT_H(6) L0_CADOUT_L(6) L0_CADOUT_H(5) L0_CADOUT_L(5) L0_CADOUT_H(4) L0_CADOUT_L(4) L0_CADOUT_H(3) L0_CADOUT_L(3) L0_CADOUT_H(2) L0_CADOUT_L(2) L0_CADOUT_H(1) L0_CADOUT_L(1) L0_CADOUT_H(0) L0_CADOUT_L(0)
R131
R131 X_4.7KR0402
X_4.7KR0402
B
Q16
Q16 X_N-MMBT3904_NL_SOT23
X_N-MMBT3904_NL_SOT23
CE
VCC3
AD5 AD4 AD1 AC1
Y6 W6 W2 W3
Y5 Y4 AB6 AA6 AB5 AB4 AD6 AC6 AF6 AE6 AF5 AF4 AH6 AG6 AH5 AH4
Y1 W1 AA2 AA3 AB1 AA1 AC2 AC3 AE2 AE3 AF1 AE1 AG2 AG3 AH1 AG1
R115
R115 X_10KR0402
X_10KR0402
47nH/300mA/8
47nH/300mA/8
2 1
HT_CLKOUT_H1 13 HT_CLKOUT_L1 13 HT_CLKOUT_H0 13 HT_CLKOUT_L0 13
HT_CTLOUT_H1 13 HT_CTLOUT_L1 13 HT_CTLOUT_H0 13 HT_CTLOUT_L0 13
HT_CADOUT_H15 HT_CADOUT_L15 HT_CADOUT_H14 HT_CADOUT_L14 HT_CADOUT_H13 HT_CADOUT_L13 HT_CADOUT_H12 HT_CADOUT_L12 HT_CADOUT_H11 HT_CADOUT_L11 HT_CADOUT_H10 HT_CADOUT_L10 HT_CADOUT_H9 HT_CADOUT_L9 HT_CADOUT_H8 HT_CADOUT_L8
HT_CADOUT_H7 HT_CADOUT_L7 HT_CADOUT_H6 HT_CADOUT_L6 HT_CADOUT_H5 HT_CADOUT_L5 HT_CADOUT_H4 HT_CADOUT_L4 HT_CADOUT_H3 HT_CADOUT_L3HT_CADIN_L3 HT_CADOUT_H2 HT_CADOUT_L2 HT_CADOUT_H1 HT_CADOUT_L1 HT_CADOUT_H0 HT_CADOUT_L0
PWROK_PWM 34
L1
L1
15R1%0402-RH
15R1%0402-RH
VDDA25VDDA_25
VDDA25
C121
R169
R169
169R1%
169R1%
VCC_DDR
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
CPUCLKIN CPUCLKIN#
LDT_PWRGD18 LDT_STOP#15,18 LDT_RST#15,18
COREFB_H34
COREFB_L34
CPU_M_VREF
C121
C125
C125
C0.22u16X
C0.22u16X
R232 1KR1%0402R232 1KR1%0402
R2151KR1%0402 R2151KR1%0402
R2221KR1%0402 R2221KR1%0402
R167510R R167510R R166510R R166510R
R171 300/4R171 300/4 R170 300/4R170 300/4
TP18TP18 TP20TP20 TP22TP22 TP16TP16 TP23TP23
C115
C115
C3300p50X0402
C3300p50X0402
LDT_STOP# LDT_RST#
CPU_PRESENT_L
ALERT_L
CPU_TDI CPU_TRST_L CPU_TCK CPU_TMS
CPU_DBREQ_L COREFB_H
COREFB_L
TP17TP17
CPU_VTT_SENSE
CPU_TEST25_H CPU_TEST25_L
CPU_DBREQ_L CPU_DBRDY CPU_TCK CPU_TMS CPU_TDI CPU_TRST_L CPU_TDO
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
C356
C356
R165
R165
300/4
300/4
CPU_SA0
VCC_DDR
C10
VDDA1
D10
VDDA2
A8
CLKIN_H
B8
CLKIN_L
C9
PWROK
D8
LDTSTOP_L
C7
RESET_L
AL3
CPU_PRESENT_L
AL6
SIC
AK6
SID
AL4
ALERT_L
AK4
SA0
AL10
TDI
AJ10
TRST_L
AH10
TCK
AL9
TMS
A5
DBREQ_L
G2
VDD_FB_H
G1
VDD_FB_L
E12
VTT_SENSE
F12
M_VREF
AH11
M_ZN
AJ11
M_ZP
A10
TEST25_H
B10
TEST25_L
F10
TEST19
E9
TEST18
AJ7
TEST13
F6
TEST9
D6
TEST17
E7
TEST16
F8
TEST15
C5
TEST14
AH9
TEST12
E5
TEST7
AJ5
TEST6
AH7
TEST3
AJ6
TEST2
N12-9400050-L06
1 3 5 7
9 11 13 15 17 19 21 23
KEY
KEY
CPU1D
CPU1D
MISC
MISC
KEY/VSS1 KEY/VSS2
PLATFORM_TYPE
CORE_TYPE
VID(5)
VID(4) SVC/VID(3) SVD/VID(2)
PVIEN/VID(1)
VID(0)
THERMDC THERMDA
THERMTRIP_L
PROCHOT_L
TDO
DBRDY
VDDIO_FB_H
VDDIO_FB_L VDDNB_FB_H VDDNB_FB_L
PSI_L
HTREF1 HTREF0
TEST29_H
TEST29_L
TEST24 TEST23 TEST22 TEST21 TEST20
TEST28_H
TEST28_L
TEST27 TEST26 TEST10
TEST8
15u
XDP1
XDP1
X_HDR_K8_HDT_B
X_HDR_K8_HDT_B
Solder side
H22 AE9
CPU_PLATFORM_TYPE
F2
CPU_CORE_TYPE
G5
VID5LDT_PWRGD
D2
VID4
D1
VID3/SVC
C1
VID2/SVD
E3
VID1/SEL
E2
VID0/VFIXEN
E1 AG9
AG8
CPU_THRIP_L#
AK7
CPU_HOT
AL7
CPU_TDO
AK10
CPU_DBRDY
B6
CPU_VDDIOFB_H
AK11
CPU_VDDIOFB_L
AL11 G4 G3
CPU_PSI_L
F1
HTREF1
V8
HTREF0
V7
CPU_TEST29_H
C11
CPU_TEST29_L
D11
AK8 AH8 AJ9 AL8 AJ8
J10 H9 AK9
R223 300/4R223 300/4
AK5 G7 D4
2 4 6 8 10 12 14 16 18 20 22 24 26
TP26TP26
VCC3
TP19TP19
THERMDC_CPU 32 THERMDA_CPU 32
TP21TP21
TP27TP27 TP24TP24
TP25TP25
VCC_DDR
R276
R276 X_220/4
X_220/4
X_NC7WZ07_SC70-6
X_NC7WZ07_SC70-6
VCC_DDR
VCC_DDR
R162
R162
VCC_DDR
CPU_CLK24
CPU_CLK#24
X_1KR1%0402
X_1KR1%0402
VCC_DDR
R159
R159 15R1%0402-RH
15R1%0402-RH
C127
C127
0.1uF/16VX7R/6
0.1uF/16VX7R/6
RN3
RN3
1 3 5 7
8P4R-300R-RH
8P4R-300R-RH
VCC_DDR
2 4 6 8
C3900P25X
C3900P25X
C3900P25X
C3900P25X
R213
R213
R233
R233
390R0402
390R0402
R217
R217
39.2R1%
39.2R1%
CPU_STRAP_HI_E11 CPU_STRAP_LO_F11
R218
R218
39.2R1%
39.2R1%
CPU_M_VREF
C119
C119 C1000P16X/X7R/6
C1000P16X/X7R/6
LDT_STOP# LDT_PWRGD LDT_RST#
C133
C133
C137
C137
VCC_DDR
VCC_DDR
THERM_SIC THERM_SID
VID534
VID434 VID3/SVC34 VID2/SVD34
VID1/SEL34
VID0/VFIXEN34
VCC_DDR VCC_DDR
R177
R177
R163
R163
X_300/4
X_300/4
1KR/4
1KR/4
R214 300/4R214 300/4
CPU_VDDIOFB_H 35 CPU_VDDIOFB_L 35
CPU_VDDNB_FB_H 34 CPU_VDDNB_FB_L 34
C281
C281
C1000P50X0402
C1000P50X0402
R168
R168
80.6R1%
80.6R1%
R226
R226
R225
R225
300/4
300/4
300/4
300/4
52
V
V
LDT_RST#
16
G
G
U13A
U13A
R164
R164 1KR1%0402
1KR1%0402
R178 300/4R178 300/4
VCC_DDR
R220 44.2R1%R220 44.2R1% R221 44.2R1%R221 44.2R1%
C280
C280
C1000P50X0402
C1000P50X0402
R108
R108 X_300/4
X_300/4
CPU_HOT 18
VCC1_2
CPU_THRIP_L#
X_D1x2-BK
X_D1x2-BK
JCPU_RST1
JCPU_RST1
FOR AMD HT DEBUG
VCC_DDRVCC_DDR
R224
R224 300/4
300/4
N-MMBT3904_NL_SOT23
N-MMBT3904_NL_SOT23
12
R234
R234
4.7KR0402
4.7KR0402
Q36
Q36
LDT_RST#
CPU_THRIP# 20
HT_CADIN_H[15..0]13
HT_CADIN_L[15..0]13
HT_CADOUT_H[15..0]13
HT_CADOUT_L[15..0]13
D D
HT_CLKIN_H113
HT_CLKIN_L113
HT_CLKIN_H013
HT_CLKIN_L013
HT_CTLIN_H113
HT_CTLIN_L113
HT_CTLIN_H013
HT_CTLIN_L013
HT_CADIN_H15 HT_CADIN_L15 HT_CADIN_H14 HT_CADIN_L14 HT_CADIN_H13 HT_CADIN_L13 HT_CADIN_H12 HT_CADIN_L12 HT_CADIN_H11
C C
B B
HT_CADIN_L11 HT_CADIN_H10 HT_CADIN_L10 HT_CADIN_H9 HT_CADIN_L9 HT_CADIN_H8 HT_CADIN_L8
HT_CADIN_H7 HT_CADIN_L7 HT_CADIN_H6 HT_CADIN_L6 HT_CADIN_H5 HT_CADIN_L5 HT_CADIN_H4 HT_CADIN_L4 HT_CADIN_H3
HT_CADIN_H2 HT_CADIN_L2 HT_CADIN_H1 HT_CADIN_L1 HT_CADIN_H0 HT_CADIN_L0
LDT_PWRGD18
N6 P6 N3 N2
V4 V5 U1 V1
U6 V6 T4 T5 R6 T6 P4 P5 M4 M5 L6 M6 K4 K5
J6
K6 U3
U2 R1 T1 R3 R2 N1 P1 L1 M1 L3 L2
J1
K1
J3 J2
M2_1
M2_1
LDT_PWRGD PWROK_PWM
SYS_PWRGD20,36
A A
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
5
4
3
2
Friday, May 30, 2008
MS-7548
K9 M2 HT I/F,CTRL&DEBUG
K9 M2 HT I/F,CTRL&DEBUG
K9 M2 HT I/F,CTRL&DEBUG
Sheet of
Sheet of
Sheet of
1
0A
0A
0A
641
641
641
5
4
3
2
1
MEM_MA_DQS_L[7..0]10,11
MEM_MA_DQS_H[7..0]10,11
MEM_MA_DM[7..0]10,11
D D
CPU1B
CPU1B
MEMORY INTERFACE A
MEM_MA0_CLK_H210,12 MEM_MA0_CLK_L210,12 MEM_MA0_CLK_H110,12 MEM_MA0_CLK_L110,12 MEM_MA0_CLK_H010,12 MEM_MA0_CLK_L010,12
MEM_MA0_CS_L110,12 MEM_MA0_CS_L010,12
MEM_MA0_ODT010,12
MEM_MA1_CLK_H211,12 MEM_MA1_CLK_L211,12 MEM_MA1_CLK_H111,12 MEM_MA1_CLK_L111,12 MEM_MA1_CLK_H011,12 MEM_MA1_CLK_L011,12
MEM_MA1_CS_L111,12 MEM_MA1_CS_L011,12
MEM_MA1_ODT011,12
C C
MEM_MA_ADD[15..0]10,11,12
B B
MEM_MA_CAS_L10,11,12 MEM_MA_WE_L10,11,12 MEM_MA_RAS_L10,11,12
MEM_MA_BANK210,11,12 MEM_MA_BANK110,11,12 MEM_MA_BANK010,11,12
MEM_MA_CKE111,12 MEM_MA_CKE010,12
MEM_MA0_CLK_H2 MEM_MA0_CLK_L2 MEM_MA0_CLK_H1 MEM_MA0_CLK_L1 MEM_MA0_CLK_H0 MEM_MA0_CLK_L0
MEM_MA0_CS_L1 MEM_MA0_CS_L0
MEM_MA0_ODT0
MEM_MA1_CLK_H2 MEM_MA1_CLK_L2 MEM_MA1_CLK_H1 MEM_MA1_CLK_L1 MEM_MA1_CLK_H0 MEM_MA1_CLK_L0
MEM_MA1_CS_L1 MEM_MA1_CS_L0
MEM_MA1_ODT0
MEM_MA_CAS_L MEM_MA_WE_L MEM_MA_RAS_L
MEM_MA_BANK2 MEM_MA_BANK1 MEM_MA_BANK0
MEM_MA_CKE1 MEM_MA_CKE0
MEM_MA_ADD15 MEM_MA_ADD14 MEM_MA_ADD13 MEM_MA_ADD12 MEM_MA_ADD11 MEM_MA_ADD10 MEM_MA_ADD9 MEM_MA_ADD8 MEM_MA_ADD7 MEM_MA_ADD6 MEM_MA_ADD5 MEM_MA_ADD4 MEM_MA_ADD3 MEM_MA_ADD2 MEM_MA_ADD1 MEM_MA_ADD0
MEM_MA_DQS_H7 MEM_MA_DQS_L7 MEM_MA_DQS_H6 MEM_MA_DQS_L6 MEM_MA_DQS_H5 MEM_MA_DQS_L5 MEM_MA_DQS_H4 MEM_MA_DQS_L4 MEM_MA_DQS_H3 MEM_MA_DQS_L3 MEM_MA_DQS_H2 MEM_MA_DQS_L2 MEM_MA_DQS_H1 MEM_MA_DQS_L1 MEM_MA_DQS_H0 MEM_MA_DQS_L0
MEM_MA_DM7 MEM_MA_DM6 MEM_MA_DM5 MEM_MA_DM4 MEM_MA_DM3 MEM_MA_DM2 MEM_MA_DM1 MEM_MA_DM0
AG21 AG20
AC25 AA24
AC28 AE20
AE19
AD27 AA25
AC27
AB25 AB27 AA26
AA27
AC26
AD15 AE15 AG18 AG19 AG24 AG25 AG27 AG28
AF15 AF19 AJ25
AH29
G19 H19 U27 U26
G20 G21 V27 W27
N25 Y27
M25 M27
N24 N26
P25 Y25 N27 R24 P27 R25 R26 R27
U25 W24
D29 C29 C25 D25 E19
G15
B29 E24 E18 H15
L27
T25 T27
F19 F15
MEMORY INTERFACE A
MA0_CLK_H(2) MA0_CLK_L(2) MA0_CLK_H(1) MA0_CLK_L(1) MA0_CLK_H(0) MA0_CLK_L(0)
MA0_CS_L(1) MA0_CS_L(0)
MA0_ODT(0) MA1_CLK_H(2)
MA1_CLK_L(2) MA1_CLK_H(1) MA1_CLK_L(1) MA1_CLK_H(0) MA1_CLK_L(0)
MA1_CS_L(1) MA1_CS_L(0)
MA1_ODT(0)
MA_CAS_L MA_WE_L MA_RAS_L
MA_BANK(2) MA_BANK(1) MA_BANK(0)
MA_CKE(1) MA_CKE(0)
MA_ADD(15) MA_ADD(14) MA_ADD(13) MA_ADD(12) MA_ADD(11) MA_ADD(10) MA_ADD(9) MA_ADD(8) MA_ADD(7) MA_ADD(6) MA_ADD(5) MA_ADD(4) MA_ADD(3) MA_ADD(2) MA_ADD(1) MA_ADD(0)
MA_DQS_H(7) MA_DQS_L(7) MA_DQS_H(6) MA_DQS_L(6) MA_DQS_H(5) MA_DQS_L(5) MA_DQS_H(4) MA_DQS_L(4) MA_DQS_H(3) MA_DQS_L(3) MA_DQS_H(2) MA_DQS_L(2) MA_DQS_H(1) MA_DQS_L(1) MA_DQS_H(0) MA_DQS_L(0)
MA_DM(7) MA_DM(6) MA_DM(5) MA_DM(4) MA_DM(3) MA_DM(2) MA_DM(1) MA_DM(0)
MA_DATA(63) MA_DATA(62) MA_DATA(61) MA_DATA(60) MA_DATA(59) MA_DATA(58) MA_DATA(57) MA_DATA(56) MA_DATA(55) MA_DATA(54) MA_DATA(53) MA_DATA(52) MA_DATA(51) MA_DATA(50) MA_DATA(49) MA_DATA(48) MA_DATA(47) MA_DATA(46) MA_DATA(45) MA_DATA(44) MA_DATA(43) MA_DATA(42) MA_DATA(41) MA_DATA(40) MA_DATA(39) MA_DATA(38) MA_DATA(37) MA_DATA(36) MA_DATA(35) MA_DATA(34) MA_DATA(33) MA_DATA(32) MA_DATA(31) MA_DATA(30) MA_DATA(29) MA_DATA(28) MA_DATA(27) MA_DATA(26) MA_DATA(25) MA_DATA(24) MA_DATA(23) MA_DATA(22) MA_DATA(21) MA_DATA(20) MA_DATA(19) MA_DATA(18) MA_DATA(17) MA_DATA(16) MA_DATA(15) MA_DATA(14) MA_DATA(13) MA_DATA(12) MA_DATA(11) MA_DATA(10)
MA_DATA(9) MA_DATA(8) MA_DATA(7) MA_DATA(6) MA_DATA(5) MA_DATA(4) MA_DATA(3) MA_DATA(2) MA_DATA(1) MA_DATA(0)
MA_DQS_H(8)
MA_DQS_L(8)
MA_DM(8)
MA_CHECK(7) MA_CHECK(6) MA_CHECK(5) MA_CHECK(4) MA_CHECK(3) MA_CHECK(2) MA_CHECK(1) MA_CHECK(0)
AE14 AG14 AG16 AD17 AD13 AE13 AG15 AE16 AG17 AE18 AD21 AG22 AE17 AF17 AF21 AE21 AF23 AE23 AJ26 AG26 AE22 AG23 AH25 AF25 AJ28 AJ29 AF29 AE26 AJ27 AH27 AG29 AF27 E29 E28 D27 C27 G26 F27 C28 E27 F25 E25 E23 D23 E26
MEM_MA_DATA18
C26
MEM_MA_DATA17
G23
MEM_MA_DATA16
F23
MEM_MA_DATA15
E22
MEM_MA_DATA14
E21
MEM_MA_DATA13
F17
MEM_MA_DATA12
G17
MEM_MA_DATA11
G22
MEM_MA_DATA10
F21 G18 E17 G16 E15 G13 H13 H17 E16 E14 G14
J28 J27
J25 K25
J26 G28 G27 L24 K27 H29 H27
MEM_MA_DATA63 MEM_MA_DATA62 MEM_MA_DATA61 MEM_MA_DATA60 MEM_MA_DATA59 MEM_MA_DATA58 MEM_MA_DATA57 MEM_MA_DATA56 MEM_MA_DATA55 MEM_MA_DATA54 MEM_MA_DATA53 MEM_MA_DATA52 MEM_MA_DATA51 MEM_MA_DATA50 MEM_MA_DATA49 MEM_MA_DATA48 MEM_MA_DATA47 MEM_MA_DATA46 MEM_MA_DATA45 MEM_MA_DATA44 MEM_MA_DATA43 MEM_MA_DATA42 MEM_MA_DATA41 MEM_MA_DATA40 MEM_MA_DATA39 MEM_MA_DATA38 MEM_MA_DATA37 MEM_MA_DATA36 MEM_MA_DATA35 MEM_MA_DATA34 MEM_MA_DATA33 MEM_MA_DATA32 MEM_MA_DATA31 MEM_MA_DATA30 MEM_MA_DATA29 MEM_MA_DATA28 MEM_MA_DATA27 MEM_MA_DATA26 MEM_MA_DATA25 MEM_MA_DATA24 MEM_MA_DATA23 MEM_MA_DATA22 MEM_MA_DATA21 MEM_MA_DATA20 MEM_MA_DATA19
MEM_MA_DATA9 MEM_MA_DATA8 MEM_MA_DATA7 MEM_MA_DATA6 MEM_MA_DATA5 MEM_MA_DATA4 MEM_MA_DATA3 MEM_MA_DATA2 MEM_MA_DATA1 MEM_MA_DATA0
MEM_MA_DATA[63..0] 10,11
MEM_MB_ADD[15..0]10,11,12
MEM_MB_DQS_L[7..0]10,11
MEM_MB_DQS_H[7..0]10,11
MEM_MB_DM[7..0]10,11
CPU1C
CPU1C
MEMORY INTERFACE B
MEM_MB0_CLK_H210,12 MEM_MB0_CLK_L210,12 MEM_MB0_CLK_H110,12 MEM_MB0_CLK_L110,12 MEM_MB0_CLK_H010,12 MEM_MB0_CLK_L010,12
MEM_MB0_CS_L110,12 MEM_MB0_CS_L010,12
MEM_MB0_ODT010,12 MEM_MB1_CLK_H211,12
MEM_MB1_CLK_L211,12 MEM_MB1_CLK_H111,12 MEM_MB1_CLK_L111,12 MEM_MB1_CLK_H011,12 MEM_MB1_CLK_L011,12
MEM_MB1_CS_L111,12 MEM_MB1_CS_L011,12
MEM_MB1_ODT011,12
MEM_MB_CAS_L10,11,12 MEM_MB_WE_L10,11,12 MEM_MB_RAS_L10,11,12
MEM_MB_BANK210,11,12 MEM_MB_BANK110,11,12 MEM_MB_BANK010,11,12
MEM_MB_CKE111,12 MEM_MB_CKE010,12
MEM_MB0_CLK_H2 MEM_MB0_CLK_L2 MEM_MB0_CLK_H1 MEM_MB0_CLK_L1 MEM_MB0_CLK_H0 MEM_MB0_CLK_L0
MEM_MB0_CS_L1 MEM_MB0_CS_L0
MEM_MB0_ODT0 MEM_MB1_CLK_H2
MEM_MB1_CLK_L2 MEM_MB1_CLK_H1 MEM_MB1_CLK_L1 MEM_MB1_CLK_H0 MEM_MB1_CLK_L0
MEM_MB1_CS_L1 MEM_MB1_CS_L0
MEM_MB1_ODT0
MEM_MB_CAS_L MEM_MB_WE_L MEM_MB_RAS_L
MEM_MB_BANK2 MEM_MB_BANK1 MEM_MB_BANK0
MEM_MB_CKE1 MEM_MB_CKE0
MEM_MB_ADD15 MEM_MB_ADD14 MEM_MB_ADD13 MEM_MB_ADD12 MEM_MB_ADD11 MEM_MB_ADD10 MEM_MB_ADD9 MEM_MB_ADD8 MEM_MB_ADD7 MEM_MB_ADD6 MEM_MB_ADD5 MEM_MB_ADD4 MEM_MB_ADD3 MEM_MB_ADD2 MEM_MB_ADD1 MEM_MB_ADD0
MEM_MB_DQS_H7 MEM_MB_DQS_L7 MEM_MB_DQS_H6 MEM_MB_DQS_L6 MEM_MB_DQS_H5 MEM_MB_DQS_L5 MEM_MB_DQS_H4 MEM_MB_DQS_L4 MEM_MB_DQS_H3 MEM_MB_DQS_L3 MEM_MB_DQS_H2 MEM_MB_DQS_L2 MEM_MB_DQS_H1 MEM_MB_DQS_L1 MEM_MB_DQS_H0 MEM_MB_DQS_L0
MEM_MB_DM7 MEM_MB_DM6 MEM_MB_DM5 MEM_MB_DM4 MEM_MB_DM3 MEM_MB_DM2 MEM_MB_DM1 MEM_MB_DM0
AJ19
AK19
AE30 AC31
AD29 AL19
AL18
W29 W28
AE29 AB31
AD31
AC29 AC30 AB29
AA31 AA28
M31 M29
AE31
AA29
AA30 AK13
AJ13
AK17
AJ17 AK23 AL23 AL28 AL29
AJ14 AH17
AJ23 AK29
A18 A19 U31 U30
C19 D19
N31
N28 N29
N30 P29
P31 R29 R28 R31 R30 T31 T29 U29 U28
D31 C31 C24 C23 D17 C17 C14 C13
C30 A23 B17 B13
MEMORY INTERFACE B
MB0_CLK_H(2) MB0_CLK_L(2) MB0_CLK_H(1) MB0_CLK_L(1) MB0_CLK_H(0) MB0_CLK_L(0)
MB0_CS_L(1) MB0_CS_L(0)
MB0_ODT(0) MB1_CLK_H(2)
MB1_CLK_L(2) MB1_CLK_H(1) MB1_CLK_L(1) MB1_CLK_H(0) MB1_CLK_L(0)
MB1_CS_L(1) MB1_CS_L(0)
MB1_ODT(0)
MB_CAS_L MB_WE_L MB_RAS_L
MB_BANK(2) MB_BANK(1) MB_BANK(0)
MB_CKE(1) MB_CKE(0)
MB_ADD(15) MB_ADD(14) MB_ADD(13) MB_ADD(12) MB_ADD(11) MB_ADD(10) MB_ADD(9) MB_ADD(8) MB_ADD(7) MB_ADD(6) MB_ADD(5) MB_ADD(4) MB_ADD(3) MB_ADD(2) MB_ADD(1) MB_ADD(0)
MB_DQS_H(7) MB_DQS_L(7) MB_DQS_H(6) MB_DQS_L(6) MB_DQS_H(5) MB_DQS_L(5) MB_DQS_H(4) MB_DQS_L(4) MB_DQS_H(3) MB_DQS_L(3) MB_DQS_H(2) MB_DQS_L(2) MB_DQS_H(1) MB_DQS_L(1) MB_DQS_H(0) MB_DQS_L(0)
MB_DM(7) MB_DM(6) MB_DM(5) MB_DM(4) MB_DM(3) MB_DM(2) MB_DM(1) MB_DM(0)
MB_DATA(63) MB_DATA(62) MB_DATA(61) MB_DATA(60) MB_DATA(59) MB_DATA(58) MB_DATA(57) MB_DATA(56) MB_DATA(55) MB_DATA(54) MB_DATA(53) MB_DATA(52) MB_DATA(51) MB_DATA(50) MB_DATA(49) MB_DATA(48) MB_DATA(47) MB_DATA(46) MB_DATA(45) MB_DATA(44) MB_DATA(43) MB_DATA(42) MB_DATA(41) MB_DATA(40) MB_DATA(39) MB_DATA(38) MB_DATA(37) MB_DATA(36) MB_DATA(35) MB_DATA(34) MB_DATA(33) MB_DATA(32) MB_DATA(31) MB_DATA(30) MB_DATA(29) MB_DATA(28) MB_DATA(27) MB_DATA(26) MB_DATA(25) MB_DATA(24) MB_DATA(23) MB_DATA(22) MB_DATA(21) MB_DATA(20) MB_DATA(19) MB_DATA(18) MB_DATA(17) MB_DATA(16) MB_DATA(15) MB_DATA(14) MB_DATA(13) MB_DATA(12) MB_DATA(11) MB_DATA(10)
MB_DATA(9) MB_DATA(8) MB_DATA(7) MB_DATA(6) MB_DATA(5) MB_DATA(4) MB_DATA(3) MB_DATA(2) MB_DATA(1) MB_DATA(0)
MB_DQS_H(8) MB_DQS_L(8)
MB_DM(8)
MB_CHECK(7) MB_CHECK(6) MB_CHECK(5) MB_CHECK(4) MB_CHECK(3) MB_CHECK(2) MB_CHECK(1) MB_CHECK(0)
AH13 AL13 AL15 AJ15 AF13 AG13 AL14 AK15 AL16 AL17 AK21 AL21 AH15 AJ16 AH19 AL20 AJ22 AL22 AL24 AK25 AJ21 AH21 AH23 AJ24 AL27 AK27 AH31 AG30 AL25 AL26 AJ30 AJ31 E31 E30 B27 A27 F29 F31 A29 A28 A25 A24 C22 D21 A26 B25 B23 A22 B21 A20 C16 D15 C21 A21 A17 A16 B15 A14 E13 F13 C15 A15 A13 D13
J31 J30
J29 K29
K31 G30 G29 L29 L28 H31 G31
MEM_MB_DATA63 MEM_MB_DATA62 MEM_MB_DATA61 MEM_MB_DATA60 MEM_MB_DATA59 MEM_MB_DATA58 MEM_MB_DATA57 MEM_MB_DATA56 MEM_MB_DATA55 MEM_MB_DATA54 MEM_MB_DATA53 MEM_MB_DATA52 MEM_MB_DATA51 MEM_MB_DATA50 MEM_MB_DATA49 MEM_MB_DATA48 MEM_MB_DATA47 MEM_MB_DATA46 MEM_MB_DATA45 MEM_MB_DATA44 MEM_MB_DATA43 MEM_MB_DATA42 MEM_MB_DATA41 MEM_MB_DATA40 MEM_MB_DATA39 MEM_MB_DATA38 MEM_MB_DATA37 MEM_MB_DATA36 MEM_MB_DATA35 MEM_MB_DATA34 MEM_MB_DATA33 MEM_MB_DATA32 MEM_MB_DATA31 MEM_MB_DATA30 MEM_MB_DATA29 MEM_MB_DATA28 MEM_MB_DATA27 MEM_MB_DATA26 MEM_MB_DATA25 MEM_MB_DATA24 MEM_MB_DATA23 MEM_MB_DATA22 MEM_MB_DATA21 MEM_MB_DATA20
MEM_MB_DATA19 MEM_MB_DATA18 MEM_MB_DATA17 MEM_MB_DATA16 MEM_MB_DATA15 MEM_MB_DATA14 MEM_MB_DATA13 MEM_MB_DATA12 MEM_MB_DATA11 MEM_MB_DATA10
MEM_MB_DATA9
MEM_MB_DATA8
MEM_MB_DATA7
MEM_MB_DATA6
MEM_MB_DATA5
MEM_MB_DATA4
MEM_MB_DATA3
MEM_MB_DATA2
MEM_MB_DATA1
MEM_MB_DATA0
MEM_MB_DATA[63..0] 10,11
A A
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
5
4
3
2
Friday, May 30, 2008
MS-7548
K9 M2 DDR MEMORY I/F
K9 M2 DDR MEMORY I/F
K9 M2 DDR MEMORY I/F
1
Sheet of
Sheet of
Sheet of
0A
0A
0A
741
741
741
5
VDD_NB
A4 A6 B5 B7 C6 C8 D7 D9 E8
VCORE
AA10 AA12 AA14 AA16 AA18
AB11
AC10
AE10
E10
G10 G12
AA8
AB7 AB9
AC4 AC5 AC8
AD2 AD3 AD7 AD9
AF7 AF9 AG4 AG5 AG7 AH2 AH3
H11 H23
K11 K13 K15 K17 K19 K21 K23
Y17 Y19
F9
F11
B3 C2 C4 D3 D5 E4 E6 F5 F7 G6 G8 H7
J8 J12 J14 J16 J18 J20 J22 J24
K7 K9
L4 L5
L8 L10 L12
D D
C C
B B
VDDNB1 VDDNB2 VDDNB3 VDDNB4 VDDNB5 VDDNB6 VDDNB7 VDDNB8 VDDNB9 VDDNB10 VDDNB11 VDDNB12 VDDNB13 VDDNB14
VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDD19 VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27 VDD28 VDD31 VDD32 VDD35 VDD36 VDD39 VDD40 VDD43 VDD44 VDD47 VDD48 VDD51 VDD52 VDD53 VDD54 VDD55 VDD56 VDD57 VDD58 VDD59 VDD60 VDD61 VDD62 VDD63 VDD64 VDD65 VDD66 VDD67 VDD68 VDD69 VDD70 VDD71 VDD72 VDD73 VDD74 VDD75 VDD150 VDD151
VDD1
VDD1
CPU1F
CPU1F
VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8
VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44
VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74
VSS240 VSS241
A3 A7 A9 A11 AA4 AA5 AA7 AA9 AA11 AA13 AA15 AA17 AA19 AA21 AA23 AB2 AB3 AB8 AB10 AB12 AB14 AB16 AB18 AB20 AB22 AC7 AC9 AC11 AC13 AC15 AC17 AC19 AC21 AC23 AD8 AD10 AD12 AD14 AD16 AD20 AD22 AD24 AE4 AE5
AE11 AF2 AF3 AF8 AF10 AF12 AF14 AF16 AF18 AF20 AF22 AF24 AF26 AF28 AG10 AG11 AH14 AH16 AH18 AH20 AH22 AH24 AH26 AH28 AH30 AK2 AK14 AK16 AK18 Y14 Y16
VCORE
M11 M13 M15 M17 M19
N10 N12 N14 N16 N18
P11 P13 P15 P17 P19
R10 R12 R14 R16 R18 R20
U10 U12 U14 U16 U18 U20
V11 V13 V15 V17 V19 V21
W10 W12 W14 W16 W18 W20
Y11 Y13 Y15 Y21
L14
VDD1
L16
VDD2
L18
VDD3
M2
VDD4
M3
VDD5
M7
VDD6
M9
VDD7 VDD8 VDD9 VDD10 VDD11 VDD12
N8
VDD13 VDD14 VDD15 VDD16 VDD17 VDD18
P7
VDD19
P9
VDD20 VDD21 VDD22 VDD23 VDD24 VDD25
R4
VDD26
R5
VDD27
R8
VDD28 VDD29 VDD30 VDD31 VDD32 VDD33 VDD34
T2
VDD35
T3
VDD36
T7
VDD37
T9
VDD38
T11
VDD39
T13
VDD40
T15
VDD41
T17
VDD42
T19
VDD43
T21
VDD44
U8
VDD45 VDD46 VDD47 VDD48 VDD49 VDD50 VDD51
V9
VDD52 VDD53 VDD54 VDD55 VDD56 VDD57 VDD58
W4
VDD59
W5
VDD60
W8
VDD61 VDD62 VDD63 VDD64 VDD65 VDD66 VDD67
Y2
VDD68
Y3
VDD69
Y7
VDD70
Y9
VDD71 VDD72 VDD73 VDD74 VDD75
CPU1G
CPU1G
VDD2
VDD2
4
VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8
VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48
VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75
AK20 AK22 AK24 AK26 AK28 AK30 AL5 B4 B9 B11 B14 B16 B18 B20 B22 B24 B26 B28 B30 C3 D14 D16 D18 D20 D22 D24 D26 D28 D30 E11 F4 F14 F16 F18 F20 F22 F24 F26 F28 F30 G9 G11 H8 H10 H12 H14 H16 H18
H24 H26 H28 H30 J4 J5 J7 J9 J11 J13 J15 J17 J19 J21 J23 K2 K3 K8 K10 K12 K14 K16 K18 K20 K22 Y18
VCORE
AA20 AA22 AB13 AB15 AB17 AB19 AB21 AB23 AC12 AC14 AC16 AC18 AC20 AC22 AD11 AD23 AE12 AF11
M21 M23 N20 N22 P21 P23 R22
U22 V23 W22 Y23
3
CPU1I
VLDT_A1 VLDT_A2 VLDT_A3 VLDT_A4
VTT1 VTT2 VTT3 VTT4
VDDIO1 VDDIO2 VDDIO3 VDDIO4 VDDIO5 VDDIO6 VDDIO7 VDDIO8 VDDIO9 VDDIO10 VDDIO11 VDDIO12 VDDIO13 VDDIO14 VDDIO15 VDDIO16 VDDIO17 VDDIO18 VDDIO19 VDDIO20 VDDIO21 VDDIO22 VDDIO23 VDDIO24 VDDIO25 VDDIO26 VDDIO27 VDDIO28 VDDIO29
VDDIO
VDDIO
CPU1I
VLDT_B1 VLDT_B2 VLDT_B3 VLDT_B4
VCC_DDR
VCC1_2
VTT_DDR
AB24 AB26 AB28 AB30 AC24 AD26 AD28 AD30 AF30
AJ4 AJ3 AJ2 AJ1
D12 C12 B12 A12
M24 M26 M28 M30 P24 P26 P28 P30 T24 T26 T28 T30 V25 V26 V28 V30 Y24 Y26 Y28 Y29
CPU1H
CPU1H
VDD3
VDD3
VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18
L20
VDD19
L22
VDD20 VDD21 VDD22 VDD23 VDD24 VDD25 VDD26 VDD27
T23
VDD28 VDD29 VDD30 VDD31 VDD32
5
GND
6
GND
7
GND
8
GND
1
GND
2
GND
3
GND
VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8
VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65
N17 N19 N21 N23 P2 P3 P8 P10 P12 P14 P16 P18 P20 P22 R7 R9 R11 R13 R15 R17 R19 R21 R23 T8 T10 T12 T14 T16 T18 T20 T22 U4 U5 U7 U9 U11 U13 U15 U17 U19 U21 U23 V2 V3 V10 V12 V14 V16 V18 V20 V22 W9 W11 W13 W15 W17 W19 W21 W23 Y8 Y10 Y12 W7 Y20 Y22
VTT5 VTT6 VTT7 VTT8 VTT9
VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8
VSS9 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28
H6 H5 H2 H1
AK12 AJ12 AH12 AG12 AL12
K24 K26 K28 K30 L7 L9 L11 L13 L15 L17 L19 L21 L23 M8 M10 M12 M14 M16 M18 M20 M22 N4 N5 N7 N9 N11 N13 N15
2
VLDT_RUN_B
VTT_DDR
C4.7U10Y0805
C4.7U10Y0805
C167
C167
C154
C154
X_C10000P50Y5
X_C10000P50Y5
C156
C156
X_C10000P50Y5
X_C10000P50Y5
C169
C169
180pf/50V/NPO/4
180pf/50V/NPO/4
C157
C157
X_C10000P50Y5
X_C10000P50Y5
C161
C161
180pf/50V/NPO/4
180pf/50V/NPO/4
1
A A
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
5
4
3
2
Friday, May 30, 2008
MS-7548
K9 M2 PWR & GND
K9 M2 PWR & GND
K9 M2 PWR & GND
1
Sheet of
Sheet of
Sheet of
841
841
841
0A
0A
0A
5
VTT_DDR-Decoupling
VTT_DDR
X_180pf/50V/NPO/4
X_180pf/50V/NPO/4
C102
C102
C322
C98
C98
C322 102pf/50V/X7R/6
102pf/50V/X7R/6
C296
C296 X_102pf/50V/X7R/6
X_102pf/50V/X7R/6
C337
C337
C343
D D
C343
180pf/50V/NPO/4
180pf/50V/NPO/4
VTT_DDR
X_180pf/50V/NPO/4
X_180pf/50V/NPO/4
C113
C113
180pf/50V/NPO/4
180pf/50V/NPO/4
X_102pf/50V/X7R/6
X_102pf/50V/X7R/6
C350
C350
X_102pf/50V/X7R/6
X_102pf/50V/X7R/6
4
VCC_DDR
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6 C105
C105
C166
C166
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
VCC_DDR
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6 C101
C101
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
180pf/50V/NPO/4
180pf/50V/NPO/4
C391
C391
C274
C274
180pf/50V/NPO/4
180pf/50V/NPO/4
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
VCC_DDR
180pf/50V/NPO/4
180pf/50V/NPO/4
C259
C259
C103
C103
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
C251
C251
3
VCC_DDR-Decoupling
C114
C114 180pf/50V/NPO/4
180pf/50V/NPO/4
C90
C90
C96
C96
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
C315
C315
C163
C163
180pf/50V/NPO/4
180pf/50V/NPO/4
VCC_DDR
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C94
C94
0.22uf/16V/X7R/6
VCC_DDR
0.22uf/16V/X7R/6
C307 0.1uf/25V/Y5V/6C307 0.1uf/25V/Y5V/6
C346 X_0.1uf/25V/Y5V/6C346 X_0.1uf/25V/Y5V/6
C51
C51
VCC_DDR
C309
C309 180pf/50V/NPO/4
180pf/50V/NPO/4
2
1
VCC1_2HTC-Decoupling
VCC1_2
X_0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C276
C276
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
VCC1_2
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
C285
C285
X_10uf/6.3V/X5R/1206
X_10uf/6.3V/X5R/1206
C308
C308
C398
C398
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
C323
C323
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
C289
C289
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
C298
C298
C301
C301
C312
C312
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
180pf/50V/NPO/4
180pf/50V/NPO/4
C432
C432
C317
C317
180pf/50V/NPO/4
180pf/50V/NPO/4
C355
C355
Block is AMD Layout Requestd
C C
VCORE-Decoupling
VCORE
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C739
C739
C757
C757
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
B B
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
A A
VCORE
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C766
C766
VCORE
X_10uf/6.3V/X5R/8
X_10uf/6.3V/X5R/8
C762
C762
VCORE
C736
C736
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
VCORE
C734
C734
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C755
C755
C768
C768
Total : 2pcs(0.01uF)---Bottom
Total : 11pcs(22uF)---Bottom
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C752
C752
C761
C761
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C748
C748
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C732
C732
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C740
C740
C735
C735 180pf/50V/NPO/4
180pf/50V/NPO/4
Total : 7pcs(10uF)---Bottom
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
C756
C756
X_10uf/6.3V/X5R/8
X_10uf/6.3V/X5R/8
C742
C742
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C767
C767
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
5
C743
C743
10uf/6.3V/X5R/8
C738
C738
X_10uf/6.3V/X5R/8
X_10uf/6.3V/X5R/8
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
22uf/6.3V/X5R/1206
C745
C745
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C760
C760
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
C747
C747
22uf/6.3V/X5R/1206
C744
C744
C753
C753
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
C764
C764
VCORE
C733
C733
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C754
C754
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
VCC_DDR
C147
C147
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
VCORE
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
C728
C728
Total : 3pcs(4.7uF)---Bottom
4
C749
C749
C763
C763
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C150
C150
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
VDD_NB
C104
C104
VCORE
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
VTT_DDR
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
C375
C375
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
VCC_DDR
0.1u/25V/4
0.1u/25V/4
2pcs(10uF)---Top 1pcs(4.7uF)---Top 2pcs(0.22uF)---Top 1pcs(0.01uF)---Top
VDD_NB
Top must close to Socket
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C727
C727
C730
C730
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C750
C344
C344
C750
C765
C765
C341
C341
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
0.1u/25V/4
0.1u/25V/4
C313
C313
VTT_DDR
C93
C93
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
C126
C126
180pf/50V/NPO/4
180pf/50V/NPO/4
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
C140
C140
22uf/6.3V/X5R/1206
22uf/6.3V/X5R/1206
C741
C741
C310
C310
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
180pf/50V/NPO/4
180pf/50V/NPO/4
C112
C112
C120
C120
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
C134
C134
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C731
C731
10uf/6.3V/X5R/8
10uf/6.3V/X5R/8
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
C316
C316
C116
C116
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
C70
C70
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
C144
C144
VCC_DDR
C339
C339
DIMM Terminator
3
2pcs(22uF)---Bottom 2pcs(0.01uF)---Bottom
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C131
C131
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C746
C746
C81
C81
C148
C148
C758
C758
C164
C164 180pf/50V/NPO/4
180pf/50V/NPO/4
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
C725
C725
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
C737
C737
2
C726
C726
C141
C141
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
C751
C751
C109
C109
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C347
C347
MSI
MSI
MSI
VCC1_2
Place close to Q22
C362 10uf/10V/Y5V/1206C362 10uf/10V/Y5V/1206 C357 4.7uf/16V/X7R/8C357 4.7uf/16V/X7R/8 C366 0.1uf/25V/Y5V/6C366 0.1uf/25V/Y5V/6
0.01uf/16V/X7R/4C378 0.01uf/16V/X7R/4C378
4pcs(22uF)---Bottom 1pcs(10uF)---Bottom 2pcs(0.22uF)---Bottom
C759
C759
2pcs(0.01uF)---Bottom
C729
C729
180pf/50V/NPO/4
180pf/50V/NPO/4
1pcs(180pF)---Bottom
0.22uf/16V/X7R/6
C277
C277
C106
C106
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
VCC_DDR
C160
C160
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
0.22uf/16V/X7R/6
C283
C283
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
C275
C275
4.7uf/16V/X7R/8
4.7uf/16V/X7R/8
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
C361
C361
C318
C318
C89
C89
0.01uf/16V/X7R/4
0.01uf/16V/X7R/4
C368
C368
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
CPU to DIMM
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
MS-7548
CPU-Decoupling
CPU-Decoupling
CPU-Decoupling
1
941
941
941
Sheet of
Sheet of
Sheet of
C77
C77
0A
0A
0A
5
4
3
2
1
MEM_MA_DQS_H[7..0]7,11 MEM_MA_DQS_L[7..0]7,11
D D
MEM_MA_DM[7..0]7,11
C C
SCL011,20,23,24,25
SDA011,20,23,24,25 MEM_MA_BANK27,11,12 MEM_MA_BANK17,11,12 MEM_MA_BANK07,11,12
MEM_MA_ADD[15..0]7,11,12
B B
MEM_MA0_CLK_H07,12 MEM_MA0_CLK_L07,12 MEM_MA0_CLK_H17,12 MEM_MA0_CLK_L17,12 MEM_MA0_CLK_H27,12 MEM_MA0_CLK_L27,12
MEM_MA_CKE07,12 MEM_MA_RAS_L7,11,12
MEM_MA_CAS_L7,11,12
A A
MEM_MA0_CS_L07,12 MEM_MA0_CS_L17,12
MEM_MA_DM7 MEM_MA_DM6 MEM_MA_DM5 MEM_MA_DM4 MEM_MA_DM3 MEM_MA_DM2 MEM_MA_DM1 MEM_MA_DM0
MEM_MA_DQS_H7 MEM_MA_DQS_L7 MEM_MA_DQS_H6 MEM_MA_DQS_L6 MEM_MA_DQS_H5 MEM_MA_DQS_L5 MEM_MA_DQS_H4 MEM_MA_DQS_L4 MEM_MA_DQS_H3 MEM_MA_DQS_L3 MEM_MA_DQS_H2 MEM_MA_DQS_L2 MEM_MA_DQS_H1 MEM_MA_DQS_L1 MEM_MA_DQS_H0 MEM_MA_DQS_L0
SCL0
SDA0 MEM_MA_BANK2 MEM_MA_BANK1 MEM_MA_BANK0
MEM_MA_ADD15 MEM_MA_ADD14 MEM_MA_ADD13 MEM_MA_ADD12 MEM_MA_ADD11 MEM_MA_ADD10 MEM_MA_ADD9 MEM_MA_ADD8 MEM_MA_ADD7 MEM_MA_ADD6 MEM_MA_ADD5 MEM_MA_ADD4 MEM_MA_ADD3 MEM_MA_ADD2 MEM_MA_ADD1 MEM_MA_ADD0
MEM_MA0_CLK_H0 MEM_MA0_CLK_L0 MEM_MA0_CLK_H1 MEM_MA0_CLK_L1 MEM_MA0_CLK_H2 MEM_MA0_CLK_L2
MEM_MA_CKE0 MEM_MA_RAS_L
MEM_MA_CAS_L MEM_MA0_CS_L0
MEM_MA0_CS_L1
VCC_DDR
69
170
172
178
184
187
189
VDD1
VDD2
VDD3
DQS17_H DQS17_L DQS16_H DQS16_L DQS15_H DQS15_L DQS14_H DQS14_L DQS13_H DQS13_L DQS12_H DQS12_L DQS11_H DQS11_L DQS10_H DQS10_L DQS9_H DQS9_L DQS8_H DQS8_L DQS7_H DQS7_L DQS6_H DQS6_L DQS5_H DQS5_L DQS4_H DQS4_L DQS3_H DQS3_L DQS2_H DQS2_L DQS1_H DQS1_L DQS0_H DQS0_L
SA2 SA1 SA0 SCL SDA BA2 BA1 BA0
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
CB7 CB6 CB5 CB4 CB3 CB2 CB1 CB0
CK0_H CK0_L CK1_H CK1_L CK2_H CK2_L
RESET_L CKE0
CKE1 RAS_L CAS_L
S0_L S1_L
VDD4
164 165 232 233 223 224 211 212 202 203 155 156 146 147 134 135 125 126
46
45 114 113 105 104
93
92
84
83
37
36
28
27
16
15
7 6
101 240 239 120 119
54 190
71 173
174 196 176
57
70 177 179
58 180
60
61 182
63 183 188
168 167 162 161
49
48
43
42 185
186 137 138 220 221
18
52 171 192
74 193
76
175
197
64
VDD5
VDD6
VDD753VDD859VDD9
VDD1067VDD11
VDDQ1
VDDQ2
DIMM1 N13-2400281-L06
BLUE COLOR
181
VDDQ3
191
VDDQ4
194
VDDQ5
72
VDDQ651VDDQ756VDDQ862VDDQ9
78
VDDQ1075VDDQ11
VCC3
238
VDDSPD
ERR_OUT_L
DIMM1DIMM1
DQ63 DQ62 DQ61 DQ60 DQ59 DQ58 DQ57 DQ56 DQ55 DQ54 DQ53 DQ52 DQ51 DQ50 DQ49 DQ48 DQ47 DQ46 DQ45 DQ44 DQ43 DQ42 DQ41 DQ40 DQ39 DQ38 DQ37 DQ36 DQ35 DQ34 DQ33 DQ32 DQ31 DQ30 DQ29 DQ28 DQ27 DQ26 DQ25 DQ24 DQ23 DQ22 DQ21 DQ20 DQ19 DQ18 DQ17 DQ16 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10
WE_L VREF
ODT0 ODT1
PAR_IN
MEM_MA_DATA63
236
MEM_MA_DATA62
235
MEM_MA_DATA61
230
MEM_MA_DATA60
229
MEM_MA_DATA59
117
MEM_MA_DATA58
116
MEM_MA_DATA57
111
MEM_MA_DATA56
110
MEM_MA_DATA55
227
MEM_MA_DATA54
226
MEM_MA_DATA53
218
MEM_MA_DATA52
217
MEM_MA_DATA51
108
MEM_MA_DATA50
107
MEM_MA_DATA49
99
MEM_MA_DATA48
98
MEM_MA_DATA47
215
MEM_MA_DATA46
214
MEM_MA_DATA45
209
MEM_MA_DATA44
208
MEM_MA_DATA43
96
MEM_MA_DATA42
95
MEM_MA_DATA41
90
MEM_MA_DATA40
89
MEM_MA_DATA39
206
MEM_MA_DATA38
205
MEM_MA_DATA37
200
MEM_MA_DATA36
199
MEM_MA_DATA35
87
MEM_MA_DATA34
86
MEM_MA_DATA33
81
MEM_MA_DATA32
80
MEM_MA_DATA31
159
MEM_MA_DATA30
158
MEM_MA_DATA29
153
MEM_MA_DATA28
152
MEM_MA_DATA27
40
MEM_MA_DATA26
39
MEM_MA_DATA25
34
MEM_MA_DATA24
33
MEM_MA_DATA23
150
MEM_MA_DATA22
149
MEM_MA_DATA21
144
MEM_MA_DATA20
143
MEM_MA_DATA19
31
MEM_MA_DATA18
30
MEM_MA_DATA17
25
MEM_MA_DATA16
24
MEM_MA_DATA15
141
MEM_MA_DATA14
140
MEM_MA_DATA13
132
MEM_MA_DATA12
131
MEM_MA_DATA11
22
MEM_MA_DATA10
21
MEM_MA_DATA9
13
DQ9
MEM_MA_DATA8
12
DQ8
MEM_MA_DATA7
129
DQ7
MEM_MA_DATA6
128
DQ6
MEM_MA_DATA5
123
DQ5
MEM_MA_DATA4
122
DQ4
MEM_MA_DATA3
10
DQ3
MEM_MA_DATA2
9
DQ2
MEM_MA_DATA1
4
DQ1
MEM_MA_DATA0
3
DQ0
MEM_MA_WE_L
73
VDDR_VREF
1 102
TEST
MEM_MA0_ODT0
195 77
55 68
19
NC1
MEM_MA_DATA[63..0] 7,11
MEM_MA_WE_L 7,11,12
MEM_MA0_ODT0 7,12
VDDR_VREF
0.1u/25V/4
0.1u/25V/4
ADDRESS: 1010 000
5
4
MEM_MB_DQS_H[7..0]7,11 MEM_MB_DQS_L[7..0]7,11
MEM_MB_DM[7..0]7,11
MEM_MB_BANK27,11,12 MEM_MB_BANK17,11,12 MEM_MB_BANK07,11,12
MEM_MB_ADD[15..0]7,11,12
C67
C67
MEM_MB0_CLK_H07,12 MEM_MB0_CLK_L07,12 MEM_MB0_CLK_H17,12 MEM_MB0_CLK_L17,12 MEM_MB0_CLK_H27,12 MEM_MB0_CLK_L27,12
MEM_MB_CKE07,12 MEM_MB_RAS_L7,11,12
MEM_MB_CAS_L7,11,12 MEM_MB0_CS_L07,12
MEM_MB0_CS_L17,12
VCC3
MEM_MB_DM7 MEM_MB_DM6 MEM_MB_DM5 MEM_MB_DM4 MEM_MB_DM3 MEM_MB_DM2 MEM_MB_DM1 MEM_MB_DM0
MEM_MB_DQS_H7 MEM_MB_DQS_L7 MEM_MB_DQS_H6 MEM_MB_DQS_L6 MEM_MB_DQS_H5 MEM_MB_DQS_L5 MEM_MB_DQS_H4 MEM_MB_DQS_L4 MEM_MB_DQS_H3 MEM_MB_DQS_L3 MEM_MB_DQS_H2 MEM_MB_DQS_L2 MEM_MB_DQS_H1 MEM_MB_DQS_L1 MEM_MB_DQS_H0 MEM_MB_DQS_L0
SCL0 SDA0 MEM_MB_BANK2 MEM_MB_BANK1 MEM_MB_BANK0
MEM_MB_ADD15 MEM_MB_ADD14 MEM_MB_ADD13 MEM_MB_ADD12 MEM_MB_ADD11 MEM_MB_ADD10 MEM_MB_ADD9 MEM_MB_ADD8 MEM_MB_ADD7 MEM_MB_ADD6 MEM_MB_ADD5 MEM_MB_ADD4 MEM_MB_ADD3 MEM_MB_ADD2 MEM_MB_ADD1 MEM_MB_ADD0
MEM_MB0_CLK_H0 MEM_MB0_CLK_L0 MEM_MB0_CLK_H1 MEM_MB0_CLK_L1 MEM_MB0_CLK_H2 MEM_MB0_CLK_L2
MEM_MB_CKE0 MEM_MB_RAS_L
MEM_MB_CAS_L MEM_MB0_CS_L0
MEM_MB0_CS_L1
3
VCC_DDR
69
170
172
178
184
187
189
VDD1
VDD2
VDD3
DQS17_H DQS17_L DQS16_H DQS16_L DQS15_H DQS15_L DQS14_H DQS14_L DQS13_H DQS13_L DQS12_H DQS12_L DQS11_H DQS11_L DQS10_H DQS10_L DQS9_H DQS9_L DQS8_H DQS8_L DQS7_H DQS7_L DQS6_H DQS6_L DQS5_H DQS5_L DQS4_H DQS4_L DQS3_H DQS3_L DQS2_H DQS2_L DQS1_H DQS1_L DQS0_H DQS0_L
SA2 SA1 SA0 SCL SDA BA2 BA1 BA0
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
CB7 CB6 CB5 CB4 CB3 CB2 CB1 CB0
CK0_H CK0_L CK1_H CK1_L CK2_H CK2_L
RESET_L CKE0
CKE1 RAS_L CAS_L
S0_L S1_L
VDD4
164 165 232 233 223 224 211 212 202 203 155 156 146 147 134 135 125 126
46
45 114 113 105 104
93
92
84
83
37
36
28
27
16
15
7 6
101 240 239 120 119
54 190
71 173
174 196 176
57
70 177 179
58 180
60
61 182
63 183 188
168 167 162 161
49
48
43
42 185
186 137 138 220 221
18
52 171 192
74 193
76
175
197
64
VDD5
VDD6
VDD753VDD859VDD9
VDD1067VDD11
VDDQ1
VDDQ2
DIMM2 N13-2400281-L06
BLUE COLOR
ADDRESS: 1010 001
181
VDDQ3
191
194
VDDQ4
VDDQ5
VDDQ651VDDQ756VDDQ862VDDQ9
VCC3
78
238
72
DIMM2DIMM2
VDDQ1075VDDQ11
VDDSPD
DQ63 DQ62 DQ61 DQ60 DQ59 DQ58 DQ57 DQ56 DQ55 DQ54 DQ53 DQ52 DQ51 DQ50 DQ49 DQ48 DQ47 DQ46 DQ45 DQ44 DQ43 DQ42 DQ41 DQ40 DQ39 DQ38 DQ37 DQ36 DQ35 DQ34 DQ33 DQ32 DQ31 DQ30 DQ29 DQ28 DQ27 DQ26 DQ25 DQ24 DQ23 DQ22 DQ21 DQ20 DQ19 DQ18 DQ17 DQ16 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10
WE_L VREF
TEST
ODT0 ODT1
ERR_OUT_L
PAR_IN
MEM_MB_DATA63
236
MEM_MB_DATA62
235
MEM_MB_DATA61
230
MEM_MB_DATA60
229
MEM_MB_DATA59
117
MEM_MB_DATA58
116
MEM_MB_DATA57
111
MEM_MB_DATA56
110
MEM_MB_DATA55
227
MEM_MB_DATA54
226
MEM_MB_DATA53
218
MEM_MB_DATA52
217
MEM_MB_DATA51
108
MEM_MB_DATA50
107
MEM_MB_DATA49
99
MEM_MB_DATA48
98
MEM_MB_DATA47
215
MEM_MB_DATA46
214
MEM_MB_DATA45
209
MEM_MB_DATA44
208
MEM_MB_DATA43
96
MEM_MB_DATA42
95
MEM_MB_DATA41
90
MEM_MB_DATA40
89
MEM_MB_DATA39
206
MEM_MB_DATA38
205
MEM_MB_DATA37
200
MEM_MB_DATA36
199
MEM_MB_DATA35
87
MEM_MB_DATA34
86
MEM_MB_DATA33
81
MEM_MB_DATA32
80
MEM_MB_DATA31
159
MEM_MB_DATA30
158
MEM_MB_DATA29
153
MEM_MB_DATA28
152
MEM_MB_DATA27
40
MEM_MB_DATA26
39
MEM_MB_DATA25
34
MEM_MB_DATA24
33
MEM_MB_DATA23
150
MEM_MB_DATA22
149
MEM_MB_DATA21
144
MEM_MB_DATA20
143
MEM_MB_DATA19
31
MEM_MB_DATA18
30
MEM_MB_DATA17
25
MEM_MB_DATA16
24
MEM_MB_DATA15
141
MEM_MB_DATA14
140
MEM_MB_DATA13
132
MEM_MB_DATA12
131
MEM_MB_DATA11
22
MEM_MB_DATA10
21
MEM_MB_DATA9
13
DQ9
MEM_MB_DATA8
12
DQ8
MEM_MB_DATA7
129
DQ7
MEM_MB_DATA6
128
DQ6
MEM_MB_DATA5
123
DQ5
MEM_MB_DATA4
122
DQ4
MEM_MB_DATA3
10
DQ3
MEM_MB_DATA2
9
DQ2
MEM_MB_DATA1
4
DQ1
MEM_MB_DATA0
3
DQ0
MEM_MB_WE_L
73
VDDR_VREF
1 102
MEM_MB0_ODT0
195 77
55 68
19
NC1
2
MEM_MB_DATA[63..0] 7,11
MEM_MB_WE_L 7,11,12
VDDR_VREF
C60
C60
0.1u/25V/4
0.1u/25V/4
MEM_MB0_ODT0 7,12
SCL0
SCL0 11,20,23,24,25
SDA0
SDA0 11,20,23,24,25
3VDUAL
SCL0
SDA0
VCC_DDR
R104
R104
C78
15R1%0402-RH
15R1%0402-RH
15R1%0402-RH
15R1%0402-RH
C78
X_0.1u/25V/4
X_0.1u/25V/4
R92
R92
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev Custom
Custom
Custom Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
2
3
D27
D27 BAV99
BAV99
1
3VDUAL
2
3
D26
D26 BAV99
BAV99
1
VDDR_VREF
VDDR_VREF
C84
C84 C1000P16X/X7R/6
C1000P16X/X7R/6
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MS-7548
FIRST LOGICAL DDR DIMM
FIRST LOGICAL DDR DIMM
FIRST LOGICAL DDR DIMM
1
C71
C71
0.1uF/16VX7R/6
0.1uF/16VX7R/6
Sheet of
Sheet of
Sheet of
10 41
10 41
10 41
0A
0A
0A
5
MEM_MA_DQS_H[7..0]7,10 MEM_MA_DQS_L[7..0]7,10
4
3
MEM_MB_DQS_L[7..0]7,10 MEM_MB_DQS_H[7..0]7,10
2
1
D D
MEM_MA_DM[7..0]7,10
C C
SCL010,20,23,24,25 SDA010,20,23,24,25 MEM_MA_BANK27,10,12 MEM_MA_BANK17,10,12 MEM_MA_BANK07,10,12
MEM_MA_ADD[15..0]7,10,12
B B
MEM_MA1_CLK_H07,12 MEM_MA1_CLK_L07,12 MEM_MA1_CLK_H17,12 MEM_MA1_CLK_L17,12 MEM_MA1_CLK_H27,12 MEM_MA1_CLK_L27,12
MEM_MA_CKE17,12 MEM_MA_RAS_L7,10,12
MEM_MA_CAS_L7,10,12
A A
MEM_MA1_CS_L07,12 MEM_MA1_CS_L17,12
MEM_MA_DM7 MEM_MA_DM6 MEM_MA_DM5 MEM_MA_DM4 MEM_MA_DM3 MEM_MA_DM2 MEM_MA_DM1 MEM_MA_DM0
MEM_MA_DQS_H7 MEM_MA_DQS_L7 MEM_MA_DQS_H6 MEM_MA_DQS_L6 MEM_MA_DQS_H5 MEM_MA_DQS_L5 MEM_MA_DQS_H4 MEM_MA_DQS_L4 MEM_MA_DQS_H3 MEM_MA_DQS_L3 MEM_MA_DQS_H2 MEM_MA_DQS_L2 MEM_MA_DQS_H1 MEM_MA_DQS_L1 MEM_MA_DQS_H0 MEM_MA_DQS_L0
VCC3
SCL0 SDA0 MEM_MA_BANK2 MEM_MA_BANK1 MEM_MA_BANK0
MEM_MA_ADD15 MEM_MA_ADD14 MEM_MA_ADD13 MEM_MA_ADD12 MEM_MA_ADD11 MEM_MA_ADD10 MEM_MA_ADD9 MEM_MA_ADD8 MEM_MA_ADD7 MEM_MA_ADD6 MEM_MA_ADD5 MEM_MA_ADD4 MEM_MA_ADD3 MEM_MA_ADD2 MEM_MA_ADD1 MEM_MA_ADD0
MEM_MA1_CLK_H0 MEM_MA1_CLK_L0 MEM_MA1_CLK_H1 MEM_MA1_CLK_L1 MEM_MA1_CLK_H2 MEM_MA1_CLK_L2
MEM_MA_CKE1 MEM_MA_RAS_L
MEM_MA_CAS_L MEM_MA1_CS_L0
MEM_MA1_CS_L1
5
VCC_DDR VCC3
69
172
178
184
187
VDD1
VDD2
DQS17_H DQS17_L DQS16_H DQS16_L DQS15_H DQS15_L DQS14_H DQS14_L DQS13_H DQS13_L DQS12_H DQS12_L DQS11_H DQS11_L DQS10_H DQS10_L DQS9_H DQS9_L DQS8_H DQS8_L DQS7_H DQS7_L DQS6_H DQS6_L DQS5_H DQS5_L DQS4_H DQS4_L DQS3_H DQS3_L DQS2_H DQS2_L DQS1_H DQS1_L DQS0_H DQS0_L
SA2 SA1 SA0 SCL SDA BA2 BA1 BA0
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
CB7 CB6 CB5 CB4 CB3 CB2 CB1 CB0
CK0_H CK0_L CK1_H CK1_L CK2_H CK2_L
RESET_L CKE0
CKE1 RAS_L CAS_L
S0_L S1_L
VDD3
164 165 232 233 223 224 211 212 202 203 155 156 146 147 134 135 125 126
46
45 114 113 105 104
93
92
84
83
37
36
28
27
16
15
7 6
101 240 239 120 119
54 190
71 173
174 196 176
57
70 177 179
58 180
60
61 182
63 183 188
168 167 162 161
49
48
43
42 185
186 137 138 220 221
18
52 171 192
74 193
76
170
189
197
64
VDD4
VDD5
VDD6
VDD753VDD859VDD9
VDD1067VDD11
DIMM3 N13-2400271-L06
BLACK COLOR
ADDRESS: 1010 010
175
VDDQ1
181
VDDQ2
191
VDDQ3
VDDQ4
194
VDDQ5
VDDQ651VDDQ756VDDQ862VDDQ9
72
78
VDDQ1075VDDQ11
4
238
VDDSPD
ERR_OUT_L
PAR_IN
WE_L VREF
ODT0 ODT1
DQ63 DQ62 DQ61 DQ60 DQ59 DQ58 DQ57 DQ56 DQ55 DQ54 DQ53 DQ52 DQ51 DQ50 DQ49 DQ48 DQ47 DQ46 DQ45 DQ44 DQ43 DQ42 DQ41 DQ40 DQ39 DQ38 DQ37 DQ36 DQ35 DQ34 DQ33 DQ32 DQ31 DQ30 DQ29 DQ28 DQ27 DQ26 DQ25 DQ24 DQ23 DQ22 DQ21 DQ20 DQ19 DQ18 DQ17 DQ16 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10
TEST
DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0
NC1
DIMM3DIMM3
MEM_MA_DATA63
236
MEM_MA_DATA62
235
MEM_MA_DATA61
230
MEM_MA_DATA60
229
MEM_MA_DATA59
117
MEM_MA_DATA58
116
MEM_MA_DATA57
111
MEM_MA_DATA56
110
MEM_MA_DATA55
227
MEM_MA_DATA54
226
MEM_MA_DATA53
218
MEM_MA_DATA52
217
MEM_MA_DATA51
108
MEM_MA_DATA50
107
MEM_MA_DATA49
99
MEM_MA_DATA48
98
MEM_MA_DATA47
215
MEM_MA_DATA46
214
MEM_MA_DATA45
209
MEM_MA_DATA44
208
MEM_MA_DATA43
96
MEM_MA_DATA42
95
MEM_MA_DATA41
90
MEM_MA_DATA40
89
MEM_MA_DATA39
206
MEM_MA_DATA38
205
MEM_MA_DATA37
200
MEM_MA_DATA36
199
MEM_MA_DATA35
87
MEM_MA_DATA34
86
MEM_MA_DATA33
81
MEM_MA_DATA32
80
MEM_MA_DATA31
159
MEM_MA_DATA30
158
MEM_MA_DATA29
153
MEM_MA_DATA28
152
MEM_MA_DATA27
40
MEM_MA_DATA26
39
MEM_MA_DATA25
34
MEM_MA_DATA24
33
MEM_MA_DATA23
150
MEM_MA_DATA22
149
MEM_MA_DATA21
144
MEM_MA_DATA20
143
MEM_MA_DATA19
31
MEM_MA_DATA18
30
MEM_MA_DATA17
25
MEM_MA_DATA16
24
MEM_MA_DATA15
141
MEM_MA_DATA14
140
MEM_MA_DATA13
132
MEM_MA_DATA12
131
MEM_MA_DATA11
22
MEM_MA_DATA10
21
MEM_MA_DATA9
13
MEM_MA_DATA8
12
MEM_MA_DATA7
129
MEM_MA_DATA6
128
MEM_MA_DATA5
123
MEM_MA_DATA4
122
MEM_MA_DATA3
10
MEM_MA_DATA2
9
MEM_MA_DATA1
4
MEM_MA_DATA0
3
MEM_MA_WE_L
73 1 102
MEM_MA1_ODT0
195 77
55 68
19
MEM_MA_DATA[63..0] 7,10
MEM_MA_WE_L 7,10,12
MEM_MA1_ODT0 7,12
MEM_MB_DM[7..0]7,10
VCC3
SCL010,20,23,24,25 SDA010,20,23,24,25
MEM_MB_BANK27,10,12 MEM_MB_BANK17,10,12 MEM_MB_BANK07,10,12
MEM_MB_ADD[15..0]7,10,12
VDDR_VREF VDDR_VREF
C65
C65
0.1u/25V/4
0.1u/25V/4
MEM_MB1_CLK_H07,12 MEM_MB1_CLK_L07,12 MEM_MB1_CLK_H17,12 MEM_MB1_CLK_L17,12 MEM_MB1_CLK_H27,12 MEM_MB1_CLK_L27,12
MEM_MB_CKE17,12 MEM_MB_RAS_L7,10,12
MEM_MB_CAS_L7,10,12 MEM_MB1_CS_L07,12
MEM_MB1_CS_L17,12
3
MEM_MB_DM7 MEM_MB_DM6 MEM_MB_DM5 MEM_MB_DM4 MEM_MB_DM3 MEM_MB_DM2 MEM_MB_DM1 MEM_MB_DM0
MEM_MB_DQS_H7 MEM_MB_DQS_L7 MEM_MB_DQS_H6 MEM_MB_DQS_L6 MEM_MB_DQS_H5 MEM_MB_DQS_L5 MEM_MB_DQS_H4 MEM_MB_DQS_L4 MEM_MB_DQS_H3 MEM_MB_DQS_L3 MEM_MB_DQS_H2 MEM_MB_DQS_L2 MEM_MB_DQS_H1 MEM_MB_DQS_L1 MEM_MB_DQS_H0 MEM_MB_DQS_L0
SCL0 SDA0
MEM_MB_BANK2 MEM_MB_BANK1 MEM_MB_BANK0
MEM_MB_ADD15 MEM_MB_ADD14 MEM_MB_ADD13 MEM_MB_ADD12 MEM_MB_ADD11 MEM_MB_ADD10 MEM_MB_ADD9 MEM_MB_ADD8 MEM_MB_ADD7 MEM_MB_ADD6 MEM_MB_ADD5 MEM_MB_ADD4 MEM_MB_ADD3 MEM_MB_ADD2 MEM_MB_ADD1 MEM_MB_ADD0
MEM_MB1_CLK_H0 MEM_MB1_CLK_L0 MEM_MB1_CLK_H1 MEM_MB1_CLK_L1 MEM_MB1_CLK_H2 MEM_MB1_CLK_L2
MEM_MB_CKE1 MEM_MB_RAS_L
MEM_MB_CAS_L MEM_MB1_CS_L0
MEM_MB1_CS_L1
VCC_DDR VCC3
69
172
178
184
187
VDD1
VDD2
7 6
DQS17_H DQS17_L DQS16_H DQS16_L DQS15_H DQS15_L DQS14_H DQS14_L DQS13_H DQS13_L DQS12_H DQS12_L DQS11_H DQS11_L DQS10_H DQS10_L DQS9_H DQS9_L DQS8_H DQS8_L DQS7_H DQS7_L DQS6_H DQS6_L DQS5_H DQS5_L DQS4_H DQS4_L DQS3_H DQS3_L DQS2_H DQS2_L DQS1_H DQS1_L DQS0_H DQS0_L
SA2 SA1 SA0 SCL SDA BA2 BA1 BA0
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
CB7 CB6 CB5 CB4 CB3 CB2 CB1 CB0
CK0_H CK0_L CK1_H CK1_L CK2_H CK2_L
RESET_L CKE0
CKE1 RAS_L CAS_L
S0_L S1_L
VDD3
2
164 165 232 233 223 224 211 212 202 203 155 156 146 147 134 135 125 126
46
45 114 113 105 104
93
92
84
83
37
36
28
27
16
15
101 240 239 120 119
54 190
71 173
174 196 176
57
70 177 179
58 180
60
61 182
63 183 188
168 167 162 161
49
48
43
42 185
186 137 138 220 221
18
52 171 192
74 193
76
170
189
197
64
VDD4
VDD5
VDD6
VDD753VDD859VDD9
VDD1067VDD11
DIMM4 N13-2400271-L06
BLACK COLOR
175
VDDQ1
181
VDDQ2
191
VDDQ3
VDDQ4
194
VDDQ5
VDDQ651VDDQ756VDDQ862VDDQ9
78
238
72
DIMM4DIMM4
VDDQ1075VDDQ11
VDDSPD
WE_L
VREF TEST ODT0
ODT1
ERR_OUT_L
PAR_IN
DQ63 DQ62 DQ61 DQ60 DQ59 DQ58 DQ57 DQ56 DQ55 DQ54 DQ53 DQ52 DQ51 DQ50 DQ49 DQ48 DQ47 DQ46 DQ45 DQ44 DQ43 DQ42 DQ41 DQ40 DQ39 DQ38 DQ37 DQ36 DQ35 DQ34 DQ33 DQ32 DQ31 DQ30 DQ29 DQ28 DQ27 DQ26 DQ25 DQ24 DQ23 DQ22 DQ21 DQ20 DQ19 DQ18 DQ17 DQ16 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10
MEM_MB_DATA63
236
MEM_MB_DATA62
235
MEM_MB_DATA61
230
MEM_MB_DATA60
229
MEM_MB_DATA59
117
MEM_MB_DATA58
116
MEM_MB_DATA57
111
MEM_MB_DATA56
110
MEM_MB_DATA55
227
MEM_MB_DATA54
226
MEM_MB_DATA53
218
MEM_MB_DATA52
217
MEM_MB_DATA51
108
MEM_MB_DATA50
107
MEM_MB_DATA49
99
MEM_MB_DATA48
98
MEM_MB_DATA47
215
MEM_MB_DATA46
214
MEM_MB_DATA45
209
MEM_MB_DATA44
208
MEM_MB_DATA43
96
MEM_MB_DATA42
95
MEM_MB_DATA41
90
MEM_MB_DATA40
89
MEM_MB_DATA39
206
MEM_MB_DATA38
205
MEM_MB_DATA37
200
MEM_MB_DATA36
199
MEM_MB_DATA35
87
MEM_MB_DATA34
86
MEM_MB_DATA33
81
MEM_MB_DATA32
80
MEM_MB_DATA31
159
MEM_MB_DATA30
158
MEM_MB_DATA29
153
MEM_MB_DATA28
152
MEM_MB_DATA27
40
MEM_MB_DATA26
39
MEM_MB_DATA25
34
MEM_MB_DATA24
33
MEM_MB_DATA23
150
MEM_MB_DATA22
149
MEM_MB_DATA21
144
MEM_MB_DATA20
143
MEM_MB_DATA19
31
MEM_MB_DATA18
30
MEM_MB_DATA17
25
MEM_MB_DATA16
24
MEM_MB_DATA15
141
MEM_MB_DATA14
140
MEM_MB_DATA13
132
MEM_MB_DATA12
131
MEM_MB_DATA11
22
MEM_MB_DATA10
21
MEM_MB_DATA9
13
DQ9
MEM_MB_DATA8
12
DQ8
MEM_MB_DATA7
129
DQ7
MEM_MB_DATA6
128
DQ6
MEM_MB_DATA5
123
DQ5
MEM_MB_DATA4
122
DQ4
MEM_MB_DATA3
10
DQ3
MEM_MB_DATA2
9
DQ2
MEM_MB_DATA1
4
DQ1
MEM_MB_DATA0
3
DQ0
MEM_MB_WE_L
73 1 102
MEM_MB1_ODT0
195 77
55 68
19
NC1
MEM_MB1_ODT0 7,12
MEM_MB_DATA[63..0] 7,10
MEM_MB_WE_L 7,10,12
0.1u/25V/4
0.1u/25V/4
C66
C66
ADDRESS: 1010 011
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev Custom
Custom
Custom Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
MS-7548
SECOND LOGICAL DDR DIMM
SECOND LOGICAL DDR DIMM
SECOND LOGICAL DDR DIMM
1
Sheet of
Sheet of
Sheet of
11 41
11 41
11 41
0A
0A
0A
5
4
3
2
1
VTT_DDR
MEM_MB_ADD147,10,11
MEM_MB_BANK27,10,11
MEM_MA_ADD127,10,11
MEM_MA_ADD97,10,11 MEM_MB_ADD127,10,11 MEM_MB_ADD97,10,11
D D
C C
B B
A A
MEM_MB_ADD117,10,11 MEM_MB_ADD77,10,11
MEM_MB_ADD67,10,11 MEM_MB_ADD57,10,11 MEM_MA_ADD67,10,11 MEM_MA_ADD57,10,11 MEM_MB_ADD17,10,11 MEM_MB_ADD27,10,11 MEM_MA_ADD17,10,11 MEM_MA_ADD27,10,11
MEM_MB_ADD107,10,11 MEM_MB_BANK07,10,11
MEM_MB_RAS_L7,10,11
MEM_MA_WE_L7,10,11
MEM_MA_BANK07,10,11 MEM_MB_BANK17,10,11 MEM_MA_RAS_L7,10,11 MEM_MA0_CS_L07,10
MEM_MA0_CS_L17,10 MEM_MA_ADD137,10,11
MEM_MB0_CS_L17,10
MEM_MA1_CS_L17,11 MEM_MA1_CS_L07,11
MEM_MA1_ODT07,11
MEM_MB_CKE07,10
MEM_MB_ADD157,10,11 MEM_MA_ADD147,10,11 MEM_MA_BANK27,10,11
MEM_MA_ADD117,10,11
MEM_MA_ADD77,10,11 MEM_MA_ADD87,10,11 MEM_MB_ADD87,10,11 MEM_MA_ADD47,10,11 MEM_MB_ADD47,10,11 MEM_MB_ADD37,10,11 MEM_MA_ADD37,10,11 MEM_MB_ADD07,10,11 MEM_MA_BANK17,10,11 MEM_MA_ADD07,10,11 MEM_MA_ADD107,10,11
MEM_MA_CAS_L7,10,11
MEM_MB0_CS_L07,10
MEM_MB_WE_L7,10,11
MEM_MB_CAS_L7,10,11 MEM_MA_CKE17,11
MEM_MA_CKE07,10 MEM_MA_ADD157,10,11
MEM_MB_CKE17,11
MEM_MA0_ODT07,10
MEM_MB0_ODT07,10
MEM_MB_ADD137,10,11
MEM_MB1_CS_L17,11
MEM_MB1_CS_L07,11
MEM_MB1_ODT07,11
MEM_MB_ADD14 MEM_MB_BANK2
MEM_MA_ADD12
MEM_MA_ADD9 MEM_MB_ADD12
MEM_MB_ADD9 MEM_MB_ADD11 MEM_MB_ADD7
MEM_MB_ADD6
MEM_MB_ADD5
MEM_MA_ADD6
MEM_MA_ADD5
MEM_MB_ADD1
MEM_MB_ADD2
MEM_MA_ADD1
MEM_MA_ADD2
MEM_MB_ADD10
MEM_MB_BANK0
MEM_MB_RAS_L MEM_MA_WE_L
MEM_MA_BANK0
MEM_MB_BANK1
MEM_MA_RAS_L
MEM_MA0_CS_L0
MEM_MA0_CS_L1
MEM_MA_ADD13 MEM_MB0_CS_L1
MEM_MA1_CS_L1
MEM_MA1_CS_L0
MEM_MA1_ODT0
MEM_MB_CKE0
MEM_MB_ADD15
MEM_MA_ADD14 MEM_MA_BANK2
MEM_MA_ADD11 MEM_MA_ADD7
MEM_MA_ADD8 MEM_MB_ADD8 MEM_MA_ADD4 MEM_MB_ADD4 MEM_MB_ADD3 MEM_MA_ADD3 MEM_MB_ADD0 MEM_MA_BANK1 MEM_MA_ADD0 MEM_MA_ADD10
MEM_MA_CAS_L
MEM_MB0_CS_L0
MEM_MB_WE_L MEM_MB_CAS_L
MEM_MA_CKE1 MEM_MA_CKE0 MEM_MA_ADD15 MEM_MB_CKE1
MEM_MA0_ODT0 MEM_MB0_ODT0 MEM_MB_ADD13
MEM_MB1_CS_L1
MEM_MB1_CS_L0 MEM_MB1_ODT0
RN7 8P4R-47R0402RN7 8P4R-47R0402
1
2
3
4
5
6
7
RN8 8P4R-47R0402RN8 8P4R-47R0402
RN10 8P4R-47R0402RN10 8P4R-47R0402
RN12 8P4R-47R0402RN12 8P4R-47R0402
RN15 8P4R-47R0402RN15 8P4R-47R0402
RN14 8P4R-47R0402RN14 8P4R-47R0402
RN19 8P4R-47R0402RN19 8P4R-47R0402
RN6 8P4R-47R0402RN6 8P4R-47R0402
RN9 8P4R-47R0402RN9 8P4R-47R0402
RN11 8P4R-47R0402RN11 8P4R-47R0402
RN13 8P4R-47R0402RN13 8P4R-47R0402
RN16 8P4R-47R0402RN16 8P4R-47R0402
RN5 8P4R-47R0402RN5 8P4R-47R0402
RN18 8P4R-47R0402RN18 8P4R-47R0402
R204 47R0402R204 47R0402 R208 47R0402R208 47R0402
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
R203 47R0402R203 47R0402 R212 47R0402R212 47R0402
VTT_DDR
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
MEM_MA0_CLK_H27,10
MEM_MA0_CLK_L27,10
MEM_MA0_CLK_H17,10
MEM_MA0_CLK_L17,10
MEM_MA0_CLK_H07,10
MEM_MA0_CLK_L07,10
MEM_MB0_CLK_H27,10
MEM_MB0_CLK_L27,10
MEM_MB0_CLK_H17,10
MEM_MB0_CLK_L17,10
MEM_MB0_CLK_H07,10
MEM_MB0_CLK_L07,10
MEM_MA1_CLK_H27,11
MEM_MA1_CLK_L27,11
MEM_MA1_CLK_H17,11
MEM_MA1_CLK_L17,11
MEM_MA1_CLK_H07,11
MEM_MA1_CLK_L07,11
MEM_MB1_CLK_H27,11
MEM_MB1_CLK_L27,11
MEM_MB1_CLK_H17,11
MEM_MB1_CLK_L17,11
MEM_MB1_CLK_H07,11
MEM_MB1_CLK_L07,11
MEM_MA0_CLK_H2
MEM_MA0_CLK_L2
MEM_MA0_CLK_H1
MEM_MA0_CLK_L1
MEM_MA0_CLK_H0
MEM_MA0_CLK_L0
MEM_MB0_CLK_H2
MEM_MB0_CLK_L2
MEM_MB0_CLK_H1
MEM_MB0_CLK_L1
MEM_MB0_CLK_H0
MEM_MB0_CLK_L0
MEM_MA1_CLK_H2
MEM_MA1_CLK_L2
MEM_MA1_CLK_H1
MEM_MA1_CLK_L1
MEM_MA1_CLK_H0
MEM_MA1_CLK_L0
MEM_MB1_CLK_H2
MEM_MB1_CLK_L2
MEM_MB1_CLK_H1
MEM_MB1_CLK_L1
MEM_MB1_CLK_H0
MEM_MB1_CLK_L0
C282
C282 C1.5P/4
C1.5P/4
C136
C136 C1.5P/4
C1.5P/4
C200
C200
C1.5P/4
C1.5P/4
C286
C286 C1.5P/4
C1.5P/4
C118
C118 C1.5P/4
C1.5P/4
C212
C212 C1.5P/4
C1.5P/4
C1.5P/4
C1.5P/4
C279
C279 C1.5P/4
C1.5P/4
C129
C129 C1.5P/4
C1.5P/4
C207
C207
C288
C288 C1.5P/4
C1.5P/4
C123
C123 C1.5P/4
C1.5P/4
C217
C217 C1.5P/4
C1.5P/4
MEM_MA_ADD15 MEM_MA_ADD14 MEM_MA_ADD13 MEM_MA_ADD12 MEM_MA_ADD11 MEM_MA_ADD10 MEM_MA_ADD9 MEM_MA_ADD8 MEM_MA_ADD7 MEM_MA_ADD6 MEM_MA_ADD5 MEM_MA_ADD4 MEM_MA_ADD3 MEM_MA_ADD2 MEM_MA_ADD1 MEM_MA_ADD0
MEM_MA_CAS_L MEM_MA_WE_L MEM_MA_RAS_L
MEM_MA_BANK2 MEM_MA_BANK1 MEM_MA_BANK0
C22p50NC171 C22p50NC171 C22p50NC174 C22p50NC174 C22p50NC264 C22p50NC264 C22p50NC185 C22p50NC185 C22p50NC191 C22p50NC191 C22p50NC237 C22p50NC237 C22p50NC188 C22p50NC188 C22p50NC199 C22p50NC199 C22p50NC194 C22p50NC194 C22p50NC206 C22p50NC206 C22p50NC210 C22p50NC210 C22p50NC215 C22p50NC215 C22p50NC219 C22p50NC219 C22p50NC227 C22p50NC227 C22p50NC224 C22p50NC224 C22p50NC232 C22p50NC232
C22p50NC256 C22p50NC256 C22p50NC253 C22p50NC253 C22p50NC249 C22p50NC249
C22p50NC180 C22p50NC180 C22p50NC239 C22p50NC239 C22p50NC244 C22p50NC244
MEM_MB_ADD15 MEM_MB_ADD14 MEM_MB_ADD13 MEM_MB_ADD12 MEM_MB_ADD11 MEM_MB_ADD10 MEM_MB_ADD9 MEM_MB_ADD8 MEM_MB_ADD7 MEM_MB_ADD6 MEM_MB_ADD5 MEM_MB_ADD4 MEM_MB_ADD3 MEM_MB_ADD2 MEM_MB_ADD1 MEM_MB_ADD0
MEM_MB_CAS_L MEM_MB_WE_L MEM_MB_RAS_L
MEM_MB_BANK2 MEM_MB_BANK1 MEM_MB_BANK0
Decoupling Between Processor and DIMMs
VTT_DDR
0.1u/25V/4
C294
C294
0.1u/25V/4
0.1u/25V/4
C213
C213
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
C297
C297
C192
C192
0.1u/25V/4
C293
C293
0.1u/25V/4
0.1u/25V/4
C151
C151
C247
C247
C202
C202
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
C229
C229
VTT_DDR
0.1u/25V/4
0.1u/25V/4
C175
C175
VTT_DDR VCC_DDR
C222
C222
0.1u/25V/4
0.1u/25V/4
VTT_DDR VCC_DDR
C273
C273
0.1u/25V/4
0.1u/25V/4
C111
C111
0.1u/25V/4
0.1u/25V/4
C250
C250
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
C183
C183
C231
C231
C69
C69
C290
C290
C278
C278
C302
C302
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
C203
C203
C299
C299
C42
C42
C221
C221
C326
C326
0.1u/25V/4
0.1u/25V/4
C196
C196
0.1u/25V/4
0.1u/25V/4
C172
C172
C265
C265
C52
C52
C266
C266
0.1u/25V/4
0.1u/25V/4
C189
C189
0.1u/25V/4
0.1u/25V/4
C267
C267
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
C168
C168
C235
C235
0.1u/25V/4
0.1u/25V/4
C284
C284
C241
C241
C56
C56
C234
C234
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
C287
C287
0.1u/25V/4
0.1u/25V/4
C246
C246
C225
C225
C260
C260
C176
C176
C181
C181
C22p50NC170 C22p50NC170 C22p50NC173 C22p50NC173 C22p50NC263 C22p50NC263 C22p50NC184 C22p50NC184 C22p50NC190 C22p50NC190 C22p50NC240 C22p50NC240 C22p50NC187 C22p50NC187 C22p50NC198 C22p50NC198 C22p50NC193 C22p50NC193 C22p50NC205 C22p50NC205 C22p50NC209 C22p50NC209 C22p50NC214 C22p50NC214 C22p50NC218 C22p50NC218 C22p50NC226 C22p50NC226 C22p50NC223 C22p50NC223 C22p50NC233 C22p50NC233
C22p50NC258 C22p50NC258 C22p50NC254 C22p50NC254 C22p50NC248 C22p50NC248
C22p50NC179 C22p50NC179 C22p50NC236 C22p50NC236 C22p50NC245 C22p50NC245
C211
C211
0.1u/25V/4
0.1u/25V/4
C257
C257
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
C159
C159
VCC_DDRVCC_DDR
C158
C158
C230
C230
VCC_DDR
C43
C43
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
0.1u/25V/4
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
5
4
3
2
Friday, May 30, 2008
MS-7548
DDR Terminatior
DDR Terminatior
DDR Terminatior
Sheet of
Sheet of
Sheet of
1
12 41
12 41
12 41
0A
0A
0A
5
4
3
2
1
D D
MEC1
C C
B B
NB HEAT-SINK
U17_HS
U17_HS
MEC1
50.3*37.5*30mm
50.3*37.5*30mm
E31-0400892-K08
MEC2
MEC2
HT_CADOUT_H[15..0]6 HT_CADOUT_L[15..0]6
20 / 5 / 5 / 5 / 20 20 / 5 / 5 / 5 / 20
HT_CLKOUT_H06 HT_CLKOUT_L06 HT_CLKOUT_H16 HT_CLKOUT_L16
HT_CTLOUT_H06 HT_CTLOUT_L06 HT_CTLOUT_H16 HT_CTLOUT_L16
HT_CADOUT_H[15..0] HT_CADOUT_L[15..0]
U17A
HT_CADOUT_H0 HT_CADOUT_L0 HT_CADOUT_H1 HT_CADOUT_L1 HT_CADOUT_H2 HT_CADOUT_L2 HT_CADOUT_H3 HT_CADOUT_L3 HT_CADOUT_H4 HT_CADOUT_L4 HT_CADOUT_H5 HT_CADOUT_L5 HT_CADOUT_H6 HT_CADOUT_L6 HT_CADOUT_H7 HT_CADOUT_L7
HT_CADOUT_H8 HT_CADOUT_L8 HT_CADOUT_H9 HT_CADOUT_L9 HT_CADOUT_H10 HT_CADOUT_L10 HT_CADOUT_H11 HT_CADOUT_L11 HT_CADOUT_H12 HT_CADOUT_L12 HT_CADOUT_H13 HT_CADOUT_L13 HT_CADOUT_H14 HT_CADOUT_L14 HT_CADOUT_H15 HT_CADOUT_L15
HT_RXCALP
R277301R/4/1% R277301R/4/1% R275301R/4/1% R275301R/4/1%
HT_RXCALN
5 / 10 5 / 10
U17A
Y25
HT_RXCAD0P
Y24
HT_RXCAD0N
V22
HT_RXCAD1P
V23
HT_RXCAD1N
V25
HT_RXCAD2P
V24
HT_RXCAD2N
U24
HT_RXCAD3P
U25
HT_RXCAD3N
T25
HT_RXCAD4P
T24
HT_RXCAD4N
P22
HT_RXCAD5P
P23
HT_RXCAD5N
P25
HT_RXCAD6P
P24
HT_RXCAD6N
N24
HT_RXCAD7P
N25
HT_RXCAD7N
AC24
HT_RXCAD8P
AC25
HT_RXCAD8N
AB25
HT_RXCAD9P
AB24
HT_RXCAD9N
AA24
HT_RXCAD10P
AA25
HT_RXCAD10N
Y22
HT_RXCAD11P
Y23
HT_RXCAD11N
W21
HT_RXCAD12P
W20
HT_RXCAD12N
V21
HT_RXCAD13P
V20
HT_RXCAD13N
U20
HT_RXCAD14P
U21
HT_RXCAD14N
U19
HT_RXCAD15P
U18
HT_RXCAD15N
T22
HT_RXCLK0P
T23
HT_RXCLK0N
AB23
HT_RXCLK1P
AA22
HT_RXCLK1N
M22
HT_RXCTL0P
M23
HT_RXCTL0N
R21
HT_RXCTL1P
R20
HT_RXCTL1N
C23
HT_RXCALP
A24
HT_RXCALN
NB,RS780,A13,FCBGA-528pin
NB,RS780,A13,FCBGA-528pin
PART 1 OF 6
PART 1 OF 6
HYPER TRANSPORT CPU
I/F
HYPER TRANSPORT CPU
I/F
HT_CADIN_H[15..0]6
HT_CADIN_L[15..0]6
HT_TXCAD0P HT_TXCAD0N HT_TXCAD1P HT_TXCAD1N HT_TXCAD2P HT_TXCAD2N HT_TXCAD3P HT_TXCAD3N HT_TXCAD4P HT_TXCAD4N HT_TXCAD5P HT_TXCAD5N HT_TXCAD6P HT_TXCAD6N HT_TXCAD7P HT_TXCAD7N
HT_TXCAD8P HT_TXCAD8N HT_TXCAD9P
HT_TXCAD9N HT_TXCAD10P HT_TXCAD10N HT_TXCAD11P HT_TXCAD11N HT_TXCAD12P HT_TXCAD12N HT_TXCAD13P HT_TXCAD13N HT_TXCAD14P HT_TXCAD14N HT_TXCAD15P HT_TXCAD15N
HT_TXCLK0P
HT_TXCLK0N
HT_TXCLK1P
HT_TXCLK1N
HT_TXCTL0P
HT_TXCTL0N
HT_TXCTL1P
HT_TXCTL1N
HT_TXCALP
HT_TXCALN
D24 D25 E24 E25 F24 F25 F23 F22 H23 H22 J25 J24 K24 K25 K23 K22
F21 G21 G20 H21 J20 J21 J18 K17 L19 J19 M19 L18 M21 P21 P18 M18
H24 H25 L21 L20
M24 M25 P19 R18
B24 B25
HT_CADIN_H[15..0] HT_CADIN_L[15..0]
HT_CADIN_H0 HT_CADIN_L0 HT_CADIN_H1 HT_CADIN_L1 HT_CADIN_H2 HT_CADIN_L2 HT_CADIN_H3 HT_CADIN_L3 HT_CADIN_H4 HT_CADIN_L4 HT_CADIN_H5 HT_CADIN_L5 HT_CADIN_H6 HT_CADIN_L6 HT_CADIN_H7 HT_CADIN_L7
HT_CADIN_H8 HT_CADIN_L8 HT_CADIN_H9 HT_CADIN_L9 HT_CADIN_H10 HT_CADIN_L10 HT_CADIN_H11 HT_CADIN_L11 HT_CADIN_H12 HT_CADIN_L12 HT_CADIN_H13 HT_CADIN_L13 HT_CADIN_H14 HT_CADIN_L14 HT_CADIN_H15 HT_CADIN_L15
HT_TXCALP HT_TXCALN
HT_CLKIN_H0 6 HT_CLKIN_L0 6 HT_CLKIN_H1 6 HT_CLKIN_L1 6
HT_CTLIN_H0 6 HT_CTLIN_L0 6 HT_CTLIN_H1 6 HT_CTLIN_L1 6
B01-RS78035-A08
VCORE
C58
C58
C292
0.01u/16v/X7/4
0.01u/16v/X7/4
Adding some 0.01uF stitching capacitors
A A
for crossing a split when these signals change different reference layer.
C292
0.01u/16v/X7/4
0.01u/16v/X7/4
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MICRO-STAR INT'L CO.,LTD
MS-7548
MS-7548
MSI
MSI
MSI
Size Document Description Rev
Size Document Description Rev
Size Document Description Rev
Custom
Custom
Custom
Date:
Friday, May 30, 2008
Date:
Friday, May 30, 2008
Date:
5
4
3
2
Friday, May 30, 2008
MS-7548
RS780-HT I/F
RS780-HT I/F
RS780-HT I/F
Sheet of
Sheet of
Sheet of
1
13 41
13 41
13 41
0A
0A
0A
Loading...
+ 28 hidden pages