![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg1.png)
5
4
3
2
1
PageTitle
MS-7349
1.1
uATX(244mm X 230mm)
Cover Sheet 1
Block Diagram 2
D D
CPU:
AMD AM2 Socket940
System Chipset:
North Bridge ---
MCP68PV
South Bridge --- NA
/ MCP78
OnBoard Chipset:
Clock Gen:NA
AC'97 Codec:ALC888GR
C C
LAN(PHY):Giga LAN_ RTL8211BL
SIO:Fintek 71882FG
Flash ROM: 8 MB SPI (SIO)
IEEE 1394:VIA VT6308P
Main Memory:
DDRII (400/533/667/800MHz) * 4 (Dual Channel)
Expansion Slots:
PCI Express (X16) Slot * 1
PCI Express (X1) Slot * 1
B B
PCI Slot * 2
PWM:
Controller:ISL6566CRZ ( 3-Phase 89W )
ACPI:
MS6 Ver: RBF
Other:
IDE(DMA133) *1
FDD *1
SATA(SATA2-300MB/s) *4
USB2.0 *10 (Rear*4 Front*6)
A A
HDMI PORT *1
DVI*1
VGA PORT *1
601-7349-03S D-SUB+DVI without IEEE1394
Device Map
GPIO Table 4
Clock Distribution
CPU:AM2
DDR2 DIMM(Dual Channel)
MCP68PV
/ MCP78
Giga LAN_ RTL8211BL
PCIE x 16 , x1 Slots.
PCI Slot1 / 2
TV-OUT
VGA /
/ DVI
HDMI
IDE / FAN
USB Conn.
Azalia Codec
IEEE1394-VT6308P
SIO-F71882FG / TPM
KB/MS&COM1&Floppy Conn.
ACPI Power Controler-MS6
MS-11 / System Regulators
VRM-ISL6566CRZ
Front Panel
For EMI
BOM - Option Parts
POWER OK MAP
RESET MAP
Power Sequence
Power Delivery
History
TV OUT *1
TPM *1
COM PORT *1
5
4
3
2
3
5
6,7,8,9
10,11,12
13 ~ 19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
MICRO-STAR INt'L CO., LTD.
Cover Sheet
Cover Sheet
Cover Sheet
MS-7349
MS-7349
MS-7349
1
of
of
of
141Monday, May 28, 2007
141Monday, May 28, 2007
141Monday, May 28, 2007
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg2.png)
5
4
3
2
1
AMD
PWM
VRM ISL6566CR
3-Phase 89W
D D
HyperTransport LINK0
PCIE X16
PCIE X1
PCIE X16
PCIE X1
Front port x 6
USB2.0
C C
Rear port x 4
1G
nVIDIA
AM2_940
LINK0
16x16
MCP68
MCP78
DDR400/533/667/800
DDRII
DDR400/533/667/800
CRT
AC LINK
VGA CON
TV OUT
HDMI CON
DVI
UNBUFFERED DDR
CHANNEL_A DIMM2,4
240-PIN DDRII
UNBUFFERED DDR
CHANNEL_B DIMM1,3
240-PIN DDRII
Azalia CODEC
ALC888GR (8CH)
Giga LAN_ RTL8211BL
SATA-II Link
SATA-II Port
#1~2 #3~4
ATA 66/100/133
IDE*1
PCI BUS
B B
IEEE 1394
VIA VT6308P
Rear x1
Front x1
ACPI MS6
CONTROLLER
A A
5
PCI SLOT x2
TPM
SLB9635TT1.2
MS11 for
DDR Power
Fintek 882
FLOPPY
KB &
MOUSE
*1 *1 *1
4
SERIAL
PORTS
FAN
CONTROL
LPC
LPC Pin
Header
3
SPI SPI
Header
SPI FLASH ROMSPI Pin
8M
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
Block Diagram
Block Diagram
Block Diagram
MS-7349
MS-7349
MS-7349
241Monday, May 28, 2007
241Monday, May 28, 2007
241Monday, May 28, 2007
of
of
1
of
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg3.png)
5
4
3
2
1
DDR DIMM Config.
DEVICE
DIMM 2
CH-A
D D
DIMM 4
10100000B
10100010B
CH-A
DIMM 1
CH-B
DIMM 3
CH-B
USB
C C
Rear
Front
B B
10100001B
10100011B
Port DATA +/-
LAN_USB1
I1394_USB1
JUSB1
JUSB2
JUSB3 USB8+
CLOCKADDRESS
MEM_MA0_CLK_H0/L0
MEM_MA0_CLK_H1/L1
MEM_MA0_CLK_H2/L2
MEM_MA1_CLK_H0/L0
MEM_MA1_CLK_H1/L1
MEM_MA1_CLK_H2/L2
MEM_MB0_CLK_H0/L0
MEM_MB0_CLK_H1/L1
MEM_MB0_CLK_H2/L2
MEM_MB1_CLK_H0/L0
MEM_MB1_CLK_H1/L1
MEM_MB1_CLK_H2/L2
OC#
USB0USB0+
USB1USB1+
USB2USB2+
USB3USB3+
USB4USB4+
USB5USB5+
USB6USB6+
USB7USB7+
USB8USB9-
USB9+
USB_OC#0
( OC#0~1 )
USB_OC#1
( OC#2~3 )
USB_OC#3
( OC#4 )
PCI Config.
DEVICE MCP1 INT Pin
PCI_INT#X
PCI Slot 1
PCI_INT#Y
PCI_INT#Z
PCI_INT#W
PCI_INT#W
PCI Slot 2
PCI_INT#X
PCI_INT#Y
PCI_INT#Z
IEEE1394 PCI_INT#Z
TPM
Chipset
LPC
PCI RESET DEVICE
MCP68
Signals
PCI_RESET0*
PCI_RESET1*
PCI_RESET2* MS6
PCI_RESET3*
LPC_RESET*
/ MCP78
Target
PCISLOT1
PCISLOT2
1394
LPC/SIO
REQ#/GNT#
PCI_REQ4#
PCI_GNT4#
PCI_REQ3#
PCI_GNT3#
PCI_GNT2#
IDSEL
AD25
AD24
AD23
CLOCK
PCI_CLKSLOT1
(PCICLK1)
PCI_CLKSLOT2
(PCICLK2)
PCICLK_1394PCI_REQ2#
(PCICLK0)
PCICLK_TPM
(PCICLK3)
PCI_CLKIN
(PCICLK4)
LPC_PCLK
SIO_PCLKSIO
CPU VID TABLE
VID
00000
00001
00010
00011
00100
00101
00110
00111
01000
01001
01010
01011
01100
01101
01110
01111
10000 1.1500V
10001
10010
10011 1.0750V
10100
10101
10110
10111
11000
11001
11010
11011
11100
11101
11110
11111
VOLTAGE
1.5500V
1.5250V
1.5000V
1.4750V
1.4500V
1.4250V
1.4000V
1.3750V
1.3500V
1.3250V
1.3000V
1.2750V
1.2500V
1.2250V
1.2000V
1.1750V
1.1250V
1.1000V
1.0500V
1.0250V
1.0000V
0.9750V
0.9500V
0.9250V
0.9000V
0.8750V
0.8500V
0.8250V
0.8000V
0.7750V
MS6
Signals Target
HDD_RST# IDE
A A
TPM_RST# TPM
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
Device Map
Device Map
Device Map
MS-7349
MS-7349
MS-7349
1
of
of
of
341Monday, May 28, 2007
341Monday, May 28, 2007
341Monday, May 28, 2007
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg4.png)
5
/ MCP78
MCP68 GPIO TABLE
D D
C C
B B
PIN NAME
THERMTRIP*/GPIO58
PROCHOT*/GPIO20
MII_RXER/GPIO36
MII_COL/GPIO13/MI2C_DATA
MII_CRS/GPIO14/MI2C_CLK
RGMII/MII_INTR*/GPIO35
RGMII/MII_PWRDWN*/GPIO37
MII_RESET*/GPIO12
DDC_CLK/GPIO17
DDC_DATA/GPIO19
PCI_REQ2*/GPIO40.RS232_DSR*
PCI_REQ3*/GPIO38/RS232_CTS*
PCI_REQ4*/GPIO52/RS232_SIN* PCI_REQ4*
PCI_GNT2*/GPIO41/RS232_DTR*
PCI_GNT3*/GPIO39/RS232_RTS*
PCI_GNT4*/GPIO53/RS232_SOUT*
PCI_PERR*/GPIO43/RS232_DCD*
PCI_PME*/GPIO30
LPC_PWRDWN*/GPIO54/EXT_NMI*
LPC_DRQ0*/GPIO50
LPC_DRQ1*/GPIO15/FANRPM1
CABLE_DET_P/GPIO63
SATE_LED*/GPIO57
HDA_SDATA_OUT0/GPIO45
HDA_SDATA_IN0/GPIO22
HDA_SDATA_IN1/GPIO23/MGPIO0
HDA_SDATA_IN2/GPIO24
HDA_SYNC/GPIO44
GPIO_1
GPIO_2/NMI*
GPIO_3/SMI*
GPIO_4/SCI_INTR
GPIO_5/INIT*
GPIO_6/FERR*/SYS_FERR*
GPIO_7/NFERR*/SYS_PERR*
GPIO_8/SPI_DI
GPIO_9/SPI_DO
GPIO_10/SPI_CS
GPIO_11/SPI_CLK
USB_OC0*/GPIO25
USB_OC1*/GPIO26
USB_OC2*/GPIO27
USB_OC3*/GPIO28/MGPIO_1
USB_OC4*/GPIO29
A20GATE/GPIO55
EXT_SMI*/GPIO32
RI*/GPIO33
SIO_PME*/GPIO31
KBRDRSTIN*/GPIO56
SUS_CLK/GPIO34
THERM*/GPIO59
FANRPM0/GPIO60
FANCTL0/GPIO61
FANCTL1/GPIO62
THERM_SIC/GPIO48
THERM_SID0/GPIO49
PE_WAKE*/GPIO21
PEA_CLKREQ*/GPIO51 PE1_PRSNT#
FUNCTION
CPU_THERMTRIP*
PROCHOT*
MII_RXER
MII_COL
MII_CRS
Pull High 10K to 3VDUAL
--
MII_RESET*
DDC_CLK
DDC_DATA
PCI_REQ2*
PCI_REQ3*
PCI_GNT2*
PCI_GNT3*
PCI_GNT4*
PCI_PERR*
PCI_PME*
LPC_PD#
LPC_DRQ0*
-CABLE_DET_P
SATE_LED*
HDA_SDATA_OUT
HDA_SDATA_IN0
--
-HDA_SYNC
--
--
--
--
-DISPLAY_SEL
LOAD_TEST
--
--
--
-LAN_USB
I1394_USB
JUSB1
JUSB2
JUSB3
A20GATE
--
-SIO_PME*
KBRST*
TPMCLK
--
--
--
-THERMSIC
THERMSID
PE_WAKE*
4
3
2
1
SIO GPIO TABLE
GROUP
UART & SIR
Hardware Monitor
ACPI Function Pins
VID Controller
PIN NAME
IRTX/GP42
IRRX/GP43
GP17
FANIN3/GP40
FAN_CTL3/GP41
PME#/GP25
GP10/SPISLK
FANIN4/GP11/SPI_CS0#/FAN_CTL4
GP12/SPI_MISO
FANCTL_1/GP13/SPI_MOSI/BEEP
GP14/FWH_DIS_WDTRST#/SPI_CS1#
GP15/LED_VSB/ALERT#
GP16/LED_VCC/Turbo2#
PCIRST1#/GP20
PCIRST2#/GP21
PCIRST3#/GP22
GP23/RSTCON#
ATXPG_IN/GP24
PWROK/GP32
PWSIN#/GP26
PWSOUT#/GP27
S3#/GP30
PSON#/GP31
RSMRST#/GP33
VIDOUT0/GP0
VIDOUT1/GP1
VIDOUT2/GP2
VIDOUT3/GP3
VIDOUT4/GP4
VIDOUT5/GP5/SIC
SLOTOCC#/GP6
GP7/Turbo#/WDTRST#
FUNCTION
--
--
--
--
-SIO_PME#
SPI_CLK
SPI_CS0#
SPI_MISO
SPI_MOSI
--
-CPU_FAN_GPO
--
--
-FP_RST#
ATX_PWR_OK
-PSIN#
PWRBTN#
SLP_S3#
PS_ON#
Pull High 10K to 3VDUAL
--
--
--
--
--
-SLOTOCC#_CPU
--
A A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
GPIO Table
GPIO Table
GPIO Table
MS-7349
MS-7349
MS-7349
441Monday, May 28, 2007
441Monday, May 28, 2007
441Monday, May 28, 2007
1
of
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg5.png)
5
4
3
2
1
AMD AM2
MEMORY_A0_CLK[2:0]
MEMORY_A0_CLK[2:0]#
MEMORY_A1_CLK[2:0]
HT_CPU_RXCLK[1:0]#
D D
HT_CPU_RXCLK[1:0]
HT_CPU_TXCLK[1:0]
HT_CPU_TXCLK[1:0]#
CPUCLK_IN
CPUCLK_IN#
MEMORY_A1_CLK[2:0]#
MEMORY_B0_CLK[2:0]
MEMORY_B0_CLK[2:0]#
MEMORY_B1_CLK[2:0]
MEMORY_B1_CLK[2:0]#
3 PAIR MEM CLK
3 PAIR MEM CLK
Dual Chanel
3 PAIR MEM CLK
3 PAIR MEM CLK
DIMM2-CHADIMM1-CHB
DIMM4-CHA
DIMM3-CHB
NVIDIA
CLKOUT_200MHZ
CLKOUT_200MHZ#
C C
HT_CPU_TXCLK[1:0]
HT_CPU_TXCLK[1:0]#
HT_CPU_RXCLK[1:0]
HT_CPU_RXCLK[1:0]#
MCP68
MCP78
B B
PE0_REFCLK
PE0_REFCLK#
PE1_REFCLK
PE1_REFCLK#
BUF_SIO_CLK
LPC_CLK0
PCI_CLK0
PCI_CLK1
PCI_CLK2
PCI_CLK3
SUS_CLK
LPC_24M
SIO_PCLK
PCICLK_1394
PCICLK_SLOT1
PCICLK_SLOT2
PCICLK_TPM
TPM_CLK
PEX_X16
PEX_X1
SIO
SPI_CLK
PCICLK
1394
PCICLK
SPI_CLK
SPI ROM
#1
PCI_SLOT1
PCI_SLOT2
TPM
PCI_CLK4
PCI_CLKIN
LPC_CLK1
27 MHZ
32.768 KHZ
A A
25 MHZ
5
TV_XTALIN
TV_XTALOUT
XTALIN_RTC
XTALOUT_RTC
XTAL_IN
XTAL_OUT
4
HDA_BITCLK
MII_TXCLK
MII_RXCLK
BUF_25MHZ BUF_25MHZ
LPC_PCLK
HDA_BITCLK
MII_RXCLK
3
MII_TXCLK
LPC HEADER
HDA CODEC
HDA_BITCLK
LAN PHY
MII_TXCLK
MII_RXCLK
XTALI
XTALO
25 MHZ
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
Clock Distribution
Clock Distribution
Clock Distribution
MS-7349
MS-7349
MS-7349
1
of
of
of
541Monday, May 28, 2007
541Monday, May 28, 2007
541Monday, May 28, 2007
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg6.png)
CTLIP1
CTLIN1
CTLIN0
CADIP15
CADIN15
CADIP14
CADIP13
CADIN13
CADIP12
CADIN12
CADIP11
CADIN11
CADIP10
CADIN10
CADIP9
CADIN9
CADIP8
CADIN8
CADIP7
CADIN7
CADIP6
CADIN6
CADIP5
CADIN5
CADIP4
CADIN4
CADIP3
CADIN3
CADIP2
CADIN2
CADIP1
CADIN1
CADIP0
CADIN0
5
R108 & R109 51 Ohm 5%
MCP68_CRB_REV40.DSN
AM2 51 Ohm
AM2R2 24.9 Ohm
CTLIP1
CTLIN1
N6
L0_CLKIN_H(1)
P6
L0_CLKIN_L(1)
N3
L0_CLKIN_H(0)
N2
L0_CLKIN_L(0)
V4
L0_CTLIN_H(1)
V5
L0_CTLIN_L(1)
U1
L0_CTLIN_H(0)
V1
L0_CTLIN_L(0)
U6
L0_CADIN_H(15)
V6
L0_CADIN_L(15)
T4
L0_CADIN_H(14)
T5
L0_CADIN_L(14)
R6
L0_CADIN_H(13)
T6
L0_CADIN_L(13)
P4
L0_CADIN_H(12)
P5
L0_CADIN_L(12)
M4
L0_CADIN_H(11)
M5
L0_CADIN_L(11)
L6
L0_CADIN_H(10)
M6
L0_CADIN_L(10)
K4
L0_CADIN_H(9)
K5
L0_CADIN_L(9)
J6
L0_CADIN_H(8)
K6
L0_CADIN_L(8)
U3
L0_CADIN_H(7)
U2
L0_CADIN_L(7)
R1
L0_CADIN_H(6)
T1
L0_CADIN_L(6)
R3
L0_CADIN_H(5)
R2
L0_CADIN_L(5)
N1
L0_CADIN_H(4)
P1
L0_CADIN_L(4)
L1
L0_CADIN_H(3)
M1
L0_CADIN_L(3)
L3
L0_CADIN_H(2)
L2
L0_CADIN_L(2)
J1
L0_CADIN_H(1)
K1
L0_CADIN_L(1)
J3
L0_CADIN_H(0)
J2
L0_CADIN_L(0)
ZIF-SOCKET940
ZIF-SOCKET940
CPU1A
CPU1A
HYPERTRANSPORT
HYPERTRANSPORT
L0_CLKOUT_H(1)
L0_CLKOUT_L(1)
L0_CLKOUT_H(0)
L0_CLKOUT_L(0)
L0_CTLOUT_H(1)
L0_CTLOUT_L(1)
L0_CTLOUT_H(0)
L0_CTLOUT_L(0)
L0_CADOUT_H(15)
L0_CADOUT_L(15)
L0_CADOUT_H(14)
L0_CADOUT_L(14)
L0_CADOUT_H(13)
L0_CADOUT_L(13)
L0_CADOUT_H(12)
L0_CADOUT_L(12)
L0_CADOUT_H(11)
L0_CADOUT_L(11)
L0_CADOUT_H(10)
L0_CADOUT_L(10)
L0_CADOUT_H(9)
L0_CADOUT_L(9)
L0_CADOUT_H(8)
L0_CADOUT_L(8)
L0_CADOUT_H(7)
L0_CADOUT_L(7)
L0_CADOUT_H(6)
L0_CADOUT_L(6)
L0_CADOUT_H(5)
L0_CADOUT_L(5)
L0_CADOUT_H(4)
L0_CADOUT_L(4)
L0_CADOUT_H(3)
L0_CADOUT_L(3)
L0_CADOUT_H(2)
L0_CADOUT_L(2)
L0_CADOUT_H(1)
L0_CADOUT_L(1)
L0_CADOUT_H(0)
L0_CADOUT_L(0)
CADOP[0..15]13
R108 & R109
MCP 68 stuff 51 Ohm
MCP 68 & AM2+ NC
MCP78 NC or AM2+ NC
DA-02786-001_V03.PDF
VCC1_2HTC
R108 49.9R/1%/4R108 49.9R/1%/4
R109 49.9R/1%/4R109 49.9R/1%/4
D D
C C
CLKIP113
CLKIN113
CLKIP013
CLKIN013
CTLIP113 CTLOP1 13
CTLIN113
CTLIP013
CTLIN013
N12-9400050-F02
REWORK INSTRUCTION
FOR AMD FAMILY 10H PROCESSORS
B B
AM2
AM2R2
-LDT_RST
X_0.01uf/50V/X7R/6
X_0.01uf/50V/X7R/6
R642
R642
1K/6
1K/6
C764
C764
EMPTY
STUFF
B
NC
VCC_DDR
CE
R640
R640
4.7K/4
4.7K/4
R639 0R/4R639 0R/4
Q43
Q43
N-2N3904_SOT23
N-2N3904_SOT23
R643
R643
X_0R/4
X_0R/4
B
VCC3
R638
R638
4.7K/4
4.7K/4
CE
J1_LDT_RST
Q41
Q41
N-2N3904_SOT23
N-2N3904_SOT23
R637
R637
1K/6
1K/6
G
Q42
Q42
2N7002_SOT23
2N7002_SOT23
MINIMIZE LENGTH OF TRACE
CADON[0..15]13
VCC5
CADIP[0..15]13
CADIN[0..15]13
4
AD5
AD4
AD1
AC1
Y6
W6
W2
W3
CADOP15
Y5
CADON15
Y4
CADOP14
AB6
CADON14CADIN14
AA6
CADOP13
AB5
CADON13
AB4
CADOP12
AD6
CADON12
AC6
CADOP11
AF6
CADON11
AE6
CADOP10
AF5
CADON10
AF4
CADOP9
AH6
CADON9
AG6
CADOP8
AH5
CADON8
AH4
CADOP7
Y1
CADON7
W1
CADOP6
AA2
CADON6
AA3
CADOP5
AB1
CADON5
AA1
CADOP4
AC2
CADON4
AC3
CADOP3
AE2
CADON3
AE3
CADOP2
AF1
CADON2
AE1
CADOP1
AG2
CADON1
AG3
CADOP0
AH1
CADON0
AG1
R58
R58
15R/1%/6
15R/1%/6
R57
R57
15R/1%/6
15R/1%/6
VCC1_2HTC
Q40 , Q42 CRB => BSS138
DS
Q40
Q40
G
2N7002_SOT23
2N7002_SOT23
DS
R641
R641
X_24.9R/4
X_24.9R/4
CTLIN0
CADIP[0..15]
CADIN[0..15]
CADOP[0..15]
CADON[0..15]
CLKOP1 13
CLKON1 13
CLKOP0 13
CLKON0 13
CTLON1 13
CTLOP0 13
CTLON0 13
VCC_DDR
Layout : Place R63
within 0.5 inch of CPU
If SI is not used,the SID
pin can be left unconnector
and SIC should have a 300
ohm pulldown to VSS
15 mils
CPU_M_VREF
C63
C63
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
CPUCLKO_H13
CPUCLKO_L13
C60
C60
102pf/50V/X7R/4
102pf/50V/X7R/4
R99
R99
300R/4
300R/4
VCC_DDR
R106
R106
39.2R/1%/6
39.2R/1%/6
VCC_DDR
24.9 Ohm if need control ? ? ?
392pf/50V/X7R/6
392pf/50V/X7R/6
392pf/50V/X7R/6
392pf/50V/X7R/6
VCC_DDR
R105
R105
39.2R/1%/6
39.2R/1%/6
MEMZN
MEMZP
RN7
RN7
300R_8P4R/6
300R_8P4R/6
1
3
5
7
C64
C64
R63
R63
169R/1%/6
169R/1%/6
C67
C67
R101
R101
300R/4
300R/4
VCC_DDR
2
4
6
8
VDDA_25
THERMAL_SIC
THERMAL_SID
5/10/10
R98
R98
X_300R/4
X_300R/4
10/5/10
3
L1
L1
80Ohm/3A/L8
80Ohm/3A/L8
2 1
4.7uf/10V/X5R/8
4.7uf/10V/X5R/8
5/5/20
COREFB_H33
-LDT_RST
CPU_GD
-LDTSTOP
2
C57
C57
332pf/50V/X7R/4
332pf/50V/X7R/4
CPU_PRESENT_L
CPU_TDI
CPU_TRST_L
CPU_TCK
CPU_TMS
CPU_DBREQ_L
COREFB_H
COREFB_L
CPU_VTT_SENSE
CPU_M_VREF
VDDA25
CPU_GD
-LDTSTOP
-LDT_RST
AL10
AJ10
AH10
AH11
AJ11
C10
D10
A8
B8
C9
D8
C7
AL3
AL6
AK6
AL4
AK4
AL9
A5
G2
G1
E12
F12
A10
B10
F10
E9
AJ7
F6
D6
E7
F8
C5
AH9
E5
AJ5
AH7
AJ6
CPU1D
CPU1D
MISC
MISC
VDDA1
VDDA2
CLKIN_H
PLATFORM_TYPE
CLKIN_L
PWROK
LDTSTOP_L
RESET_L
CPU_PRESENT_L
SIC
SID
THERMTRIP_L
ALERT_L
SA0
TDI
TRST_L
TCK
TMS
DBREQ_L
VDD_FB_H
VDD_FB_L
VTT_SENSE
M_VREF
M_ZN
M_ZP
TEST25_H
TEST25_L
TEST19
TEST18
TEST13
TEST9
TEST17
TEST16
TEST15
TEST14
TEST12
TEST7
TEST6
TEST3
TEST2
KEY/VSS1
KEY/VSS2
CORE_TYPE
VID(5)
VID(4)
SVC/VID(3)
SVD/VID(2)
PVIEN/VID(1)
VID(0)
THERMDC
THERMDA
PROCHOT_L
TDO
DBRDY
VDDIO_FB_H
VDDIO_FB_L
VDDNB_FB_H
VDDNB_FB_L
PSI_L
HTREF1
HTREF0
TEST29_H
TEST29_L
TEST24
TEST23
TEST22
TEST21
TEST20
TEST28_H
TEST28_L
TEST27
TEST26
TEST10
TEST8
H22
AE9
F2
G5
D2
D1
C1
E3
E2
E1
AG9
AG8
AK7
AL7
AK10
CPU_DBRDY
B6
CPU_VDDIOFB_H
AK11
CPU_VDDIOFB_L
AL11
G4
G3
CPU_PSI_L
F1
V8
V7
C11
D11
AK8
AH8
AJ9
AL8
AJ8
J10
H9
AK9
AK5
G7
D4
C59
C59
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C53
C53
CPUCLKIN_H
CPUCLKIN_L
CPU_GD13
-LDTSTOP13
VCC_DDR
COREFB_L33
R59 510R/6R59 510R/6
R62 510R/6R62 510R/6
-LDT_RST13
R107 1K/4R107 1K/4
TP9TP9
CPU_TEST25_H
CPU_TEST25_L
R50 300R/4R50 300R/4
R51 300R/4R51 300R/4
TP5TP5
TP7TP7
TP8TP8
TP4TP4
TP12TP12 TP13TP13
N12-9400050-F02
CPU_DBREQ_L
CPU_DBRDY
CPU_TCK
CPU_TMS
CPU_TDI
CPU_TRST_L
CPU_TDO
C487
C487
X_0.22uf/16V/X7R/6_B
X_0.22uf/16V/X7R/6_B
VCC_DDR
1
3
5
7
9
11
13
15
17
19
21
23
KEY
KEY
X_hdr_k8_hdt_B
X_hdr_k8_hdt_B
J1
J1
2
4
6
8
10
12
14
16
18
20
22
24
26
VID4
VID3
VID2
VID1
VID0
CPU_THRIP#
PROCHOT#
CPU_TDO
HTREF1
HTREF0
FBCLKOUT
FBCLKOUT#
8/5/20
R110 300R/4R110 300R/4
1
CPU Option
Serial VID : R635 , R636 , R685 Stuff ; R75 NC
Parallel VID : R75 Stuff ; R635 , R636 , R685 NC
VCC_DDR
TP1TP1
CPU_THRIP# 13
5/10/10
TP6TP6
R56
R56
80.6R/1%/6
80.6R/1%/6
TP20TP20
TP16TP16
TP18TP18
VCC_DDR
R565 X_0R/4R565 X_0R/4
5/10/10
VCC_DDR
R75
R75
300R/4
300R/4
R635
R635
R636
X_1K/6
X_1K/6
THERMDC_CPU 29
THERMDA_CPU 29
VCC_DDR
16 mil
Layout :
1. Place R56
within 0.5 inch
R100
R100
300R/4
300R/4
As the SIC and SID are not
recommended to use for the rev. F processors.
SIO_THERM_SIC29
THERM_SID18
SIO_THERM_SID29
R636
X_1K/6
X_1K/6
R685
R685
X_300R/4
X_300R/4
C157
C157
102pf/50V/X7R/4
102pf/50V/X7R/4
for NV Stuff R557 , R559
for SIO Stuff R558 , R560
THERM_SIC18
J1_LDT_RSTJ1_LDT_RSTR
R557 0R/4R557 0R/4
R558 X_0R/4R558 X_0R/4
R559 0R/4R559 0R/4
R560 X_0R/4R560 X_0R/4
VID[0..4] 33
VCC_DDR
R102
R102
X_300R/4
X_300R/4
Layout : Place
with in 1 inch
R103 44.2R/1%/6R103 44.2R/1%/6
R104 44.2R/1%/6R104 44.2R/1%/6
C158
C158
102pf/50V/X7R/4
102pf/50V/X7R/4
THERMAL_SIC
THERMAL_SID
PROCHOT# 13
5/10/10
VCC1_2HTC
Solder side
A A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
PU-HT & Straps
PU-HT & Straps
PU-HT & Straps
MS-7349
MS-7349
MS-7349
1
of
of
of
641Monday, May 28, 2007
641Monday, May 28, 2007
641Monday, May 28, 2007
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg7.png)
5
MEMORY INTERFACE A
D D
C C
B B
MEM_MA0_CLK_H210,12
MEM_MA0_CLK_L210,12
MEM_MA0_CLK_H110,12
MEM_MA0_CLK_L110,12
MEM_MA0_CLK_H010,12
MEM_MA0_CLK_L010,12
MEM_MA0_CS_L110,12
MEM_MA0_CS_L010,12
MEM_MA0_ODT010,12
MEM_MA1_CLK_H211,12
MEM_MA1_CLK_L211,12
MEM_MA1_CLK_H111,12
MEM_MA1_CLK_L111,12
MEM_MA1_CLK_H011,12
MEM_MA1_CLK_L011,12
MEM_MA1_CS_L111,12
MEM_MA1_CS_L011,12
MEM_MA1_ODT011,12
MEM_MA_CAS_L10,11,12
MEM_MA_WE_L10,11,12
MEM_MA_RAS_L10,11,12
MEM_MA_BANK210,11,12
MEM_MA_BANK110,11,12
MEM_MA_BANK010,11,12
MEM_MA_CKE111,12 MEM_MB_CKE111,12
MEM_MA_CKE010,12
MEM_MA_ADD[15..0]10,11,12
MEM_MA_DQS_H710,11
MEM_MA_DQS_L710,11
MEM_MA_DQS_H610,11
MEM_MA_DQS_L610,11
MEM_MA_DQS_H510,11
MEM_MA_DQS_L510,11
MEM_MA_DQS_H410,11
MEM_MA_DQS_L410,11
MEM_MA_DQS_H310,11
MEM_MA_DQS_L310,11
MEM_MA_DQS_H210,11
MEM_MA_DQS_L210,11
MEM_MA_DQS_H110,11
MEM_MA_DQS_L110,11
MEM_MA_DQS_H010,11
MEM_MA_DQS_L010,11
MEM_MA_DM710,11
MEM_MA_DM610,11
MEM_MA_DM510,11
MEM_MA_DM410,11
MEM_MA_DM310,11
MEM_MA_DM210,11
MEM_MA_DM110,11
MEM_MA_DM010,11
MEM_MA0_CLK_H2
MEM_MA0_CLK_L2
MEM_MA0_CLK_H1
MEM_MA0_CLK_L1
MEM_MA0_CLK_H0
MEM_MA0_CLK_L0
MEM_MA0_CS_L1
MEM_MA0_CS_L0
MEM_MA0_ODT0
MEM_MA1_CLK_H2
MEM_MA1_CLK_L2
MEM_MA1_CLK_H1
MEM_MA1_CLK_L1
MEM_MA1_CLK_H0
MEM_MA1_CLK_L0
MEM_MA1_CS_L1
MEM_MA1_CS_L0
MEM_MA1_ODT0
MEM_MA_CAS_L
MEM_MA_WE_L
MEM_MA_RAS_L
MEM_MA_BANK2
MEM_MA_BANK1
MEM_MA_BANK0
MEM_MA_CKE1 MEM_MB_CKE1
MEM_MA_CKE0
MEM_MA_ADD15
MEM_MA_ADD14
MEM_MA_ADD13
MEM_MA_ADD12
MEM_MA_ADD11
MEM_MA_ADD10
MEM_MA_ADD9
MEM_MA_ADD8
MEM_MA_ADD7
MEM_MA_ADD6
MEM_MA_ADD5
MEM_MA_ADD4
MEM_MA_ADD3
MEM_MA_ADD2
MEM_MA_ADD1
MEM_MA_ADD0
MEM_MA_DQS_H7
MEM_MA_DQS_L7
MEM_MA_DQS_H6
MEM_MA_DQS_L6
MEM_MA_DQS_H5
MEM_MA_DQS_L5
MEM_MA_DQS_H4
MEM_MA_DQS_L4
MEM_MA_DQS_H3
MEM_MA_DQS_L3
MEM_MA_DQS_H2
MEM_MA_DQS_L2
MEM_MA_DQS_H1
MEM_MA_DQS_L1
MEM_MA_DQS_H0
MEM_MA_DQS_L0
MEM_MA_DM7
MEM_MA_DM6
MEM_MA_DM5
MEM_MA_DM4
MEM_MA_DM3
MEM_MA_DM2
MEM_MA_DM1
MEM_MA_DM0
AG21
AG20
AC25
AA24
AC28
AE20
AE19
AD27
AA25
AC27
AB25
AB27
AA26
AA27
AC26
AD15
AE15
AG18
AG19
AG24
AG25
AG27
AG28
AF15
AF19
AJ25
AH29
G19
H19
U27
U26
G20
G21
V27
W27
N25
Y27
M25
M27
N24
N26
P25
Y25
N27
R24
P27
R25
R26
R27
U25
W24
D29
C29
C25
D25
E19
G15
B29
E24
E18
H15
L27
T25
T27
F19
F15
MEMORY INTERFACE A
MA0_CLK_H(2)
MA0_CLK_L(2)
MA0_CLK_H(1)
MA0_CLK_L(1)
MA0_CLK_H(0)
MA0_CLK_L(0)
MA0_CS_L(1)
MA0_CS_L(0)
MA0_ODT(0)
MA1_CLK_H(2)
MA1_CLK_L(2)
MA1_CLK_H(1)
MA1_CLK_L(1)
MA1_CLK_H(0)
MA1_CLK_L(0)
MA1_CS_L(1)
MA1_CS_L(0)
MA1_ODT(0)
MA_CAS_L
MA_WE_L
MA_RAS_L
MA_BANK(2)
MA_BANK(1)
MA_BANK(0)
MA_CKE(1)
MA_CKE(0)
MA_ADD(15)
MA_ADD(14)
MA_ADD(13)
MA_ADD(12)
MA_ADD(11)
MA_ADD(10)
MA_ADD(9)
MA_ADD(8)
MA_ADD(7)
MA_ADD(6)
MA_ADD(5)
MA_ADD(4)
MA_ADD(3)
MA_ADD(2)
MA_ADD(1)
MA_ADD(0)
MA_DQS_H(7)
MA_DQS_L(7)
MA_DQS_H(6)
MA_DQS_L(6)
MA_DQS_H(5)
MA_DQS_L(5)
MA_DQS_H(4)
MA_DQS_L(4)
MA_DQS_H(3)
MA_DQS_L(3)
MA_DQS_H(2)
MA_DQS_L(2)
MA_DQS_H(1)
MA_DQS_L(1)
MA_DQS_H(0)
MA_DQS_L(0)
MA_DM(7)
MA_DM(6)
MA_DM(5)
MA_DM(4)
MA_DM(3)
MA_DM(2)
MA_DM(1)
MA_DM(0)
CPU1B
CPU1B
4
MA_DATA(63)
MA_DATA(62)
MA_DATA(61)
MA_DATA(60)
MA_DATA(59)
MA_DATA(58)
MA_DATA(57)
MA_DATA(56)
MA_DATA(55)
MA_DATA(54)
MA_DATA(53)
MA_DATA(52)
MA_DATA(51)
MA_DATA(50)
MA_DATA(49)
MA_DATA(48)
MA_DATA(47)
MA_DATA(46)
MA_DATA(45)
MA_DATA(44)
MA_DATA(43)
MA_DATA(42)
MA_DATA(41)
MA_DATA(40)
MA_DATA(39)
MA_DATA(38)
MA_DATA(37)
MA_DATA(36)
MA_DATA(35)
MA_DATA(34)
MA_DATA(33)
MA_DATA(32)
MA_DATA(31)
MA_DATA(30)
MA_DATA(29)
MA_DATA(28)
MA_DATA(27)
MA_DATA(26)
MA_DATA(25)
MA_DATA(24)
MA_DATA(23)
MA_DATA(22)
MA_DATA(21)
MA_DATA(20)
MA_DATA(19)
MA_DATA(18)
MA_DATA(17)
MA_DATA(16)
MA_DATA(15)
MA_DATA(14)
MA_DATA(13)
MA_DATA(12)
MA_DATA(11)
MA_DATA(10)
MA_DATA(9)
MA_DATA(8)
MA_DATA(7)
MA_DATA(6)
MA_DATA(5)
MA_DATA(4)
MA_DATA(3)
MA_DATA(2)
MA_DATA(1)
MA_DATA(0)
MA_DQS_H(8)
MA_DQS_L(8)
MA_DM(8)
MA_CHECK(7)
MA_CHECK(6)
MA_CHECK(5)
MA_CHECK(4)
MA_CHECK(3)
MA_CHECK(2)
MA_CHECK(1)
MA_CHECK(0)
AE14
AG14
AG16
AD17
AD13
AE13
AG15
AE16
AG17
AE18
AD21
AG22
AE17
AF17
AF21
AE21
AF23
AE23
AJ26
AG26
AE22
AG23
AH25
AF25
AJ28
AJ29
AF29
AE26
AJ27
AH27
AG29
AF27
E29
E28
D27
C27
G26
F27
C28
E27
F25
E25
E23
D23
E26
C26
G23
F23
E22
E21
F17
G17
G22
F21
G18
E17
G16
E15
G13
H13
H17
E16
E14
G14
J28
J27
J25
K25
J26
G28
G27
L24
K27
H29
H27
MEM_MA_DATA63
MEM_MA_DATA62
MEM_MA_DATA61
MEM_MA_DATA60
MEM_MA_DATA59
MEM_MA_DATA58
MEM_MA_DATA57
MEM_MA_DATA56
MEM_MA_DATA55
MEM_MA_DATA54
MEM_MA_DATA53
MEM_MA_DATA52
MEM_MA_DATA51
MEM_MA_DATA50
MEM_MA_DATA49
MEM_MA_DATA48
MEM_MA_DATA47
MEM_MA_DATA46
MEM_MA_DATA45
MEM_MA_DATA44
MEM_MA_DATA43
MEM_MA_DATA42
MEM_MA_DATA41
MEM_MA_DATA40
MEM_MA_DATA39
MEM_MA_DATA38
MEM_MA_DATA37
MEM_MA_DATA36
MEM_MA_DATA35
MEM_MA_DATA34
MEM_MA_DATA33
MEM_MA_DATA32
MEM_MA_DATA31
MEM_MA_DATA30
MEM_MA_DATA29
MEM_MA_DATA28
MEM_MA_DATA27
MEM_MA_DATA26
MEM_MA_DATA25
MEM_MA_DATA24
MEM_MA_DATA23
MEM_MA_DATA22
MEM_MA_DATA21
MEM_MA_DATA20
MEM_MA_DATA19
MEM_MA_DATA18
MEM_MA_DATA17
MEM_MA_DATA16
MEM_MA_DATA15
MEM_MA_DATA14
MEM_MA_DATA13
MEM_MA_DATA12
MEM_MA_DATA11
MEM_MA_DATA10
MEM_MA_DATA9
MEM_MA_DATA8
MEM_MA_DATA7
MEM_MA_DATA6
MEM_MA_DATA5
MEM_MA_DATA4
MEM_MA_DATA3
MEM_MA_DATA2
MEM_MA_DATA1
MEM_MA_DATA0
MEM_MA_DQS_H8
MEM_MA_DQS_L8
MEM_MA_DM8
MEM_MA_CHECK7
MEM_MA_CHECK6
MEM_MA_CHECK5
MEM_MA_CHECK4
MEM_MA_CHECK3
MEM_MA_CHECK2
MEM_MA_CHECK1
MEM_MA_CHECK0
MEM_MA_DATA[63..0] 10,11
MEM_MA_DQS_H8 10,11
MEM_MA_DQS_L8 10,11
MEM_MA_DM8 10,11
MEM_MA_CHECK7 10,11
MEM_MA_CHECK6 10,11
MEM_MA_CHECK5 10,11
MEM_MA_CHECK4 10,11
MEM_MA_CHECK3 10,11
MEM_MA_CHECK2 10,11
MEM_MA_CHECK1 10,11
MEM_MA_CHECK0 10,11
3
MEM_MB0_CLK_H210,12
MEM_MB0_CLK_L210,12
MEM_MB0_CLK_H110,12
MEM_MB0_CLK_L110,12
MEM_MB0_CLK_H010,12
MEM_MB0_CLK_L010,12
MEM_MB0_CS_L110,12
MEM_MB0_CS_L010,12
MEM_MB0_ODT010,12
MEM_MB1_CLK_H211,12
MEM_MB1_CLK_L211,12
MEM_MB1_CLK_H111,12
MEM_MB1_CLK_L111,12
MEM_MB1_CLK_H011,12
MEM_MB1_CLK_L011,12
MEM_MB1_CS_L111,12
MEM_MB1_CS_L011,12
MEM_MB1_ODT011,12
MEM_MB_CAS_L10,11,12
MEM_MB_WE_L10,11,12
MEM_MB_RAS_L10,11,12
MEM_MB_BANK210,11,12
MEM_MB_BANK110,11,12
MEM_MB_BANK010,11,12
MEM_MB_CKE010,12
MEM_MB_ADD[15..0]10,11,12
MEM_MB_DQS_H710,11
MEM_MB_DQS_L710,11
MEM_MB_DQS_H610,11
MEM_MB_DQS_L610,11
MEM_MB_DQS_H510,11
MEM_MB_DQS_L510,11
MEM_MB_DQS_H410,11
MEM_MB_DQS_L410,11
MEM_MB_DQS_H310,11
MEM_MB_DQS_L310,11
MEM_MB_DQS_H210,11
MEM_MB_DQS_L210,11
MEM_MB_DQS_H110,11
MEM_MB_DQS_L110,11
MEM_MB_DQS_H010,11
MEM_MB_DQS_L010,11
MEM_MB_DM710,11
MEM_MB_DM610,11
MEM_MB_DM510,11
MEM_MB_DM410,11
MEM_MB_DM310,11
MEM_MB_DM210,11
MEM_MB_DM110,11
MEM_MB_DM010,11
MEM_MB0_CLK_H2
MEM_MB0_CLK_L2
MEM_MB0_CLK_H1
MEM_MB0_CLK_L1
MEM_MB0_CLK_H0
MEM_MB0_CLK_L0
MEM_MB0_CS_L1
MEM_MB0_CS_L0
MEM_MB0_ODT0
MEM_MB1_CLK_H2
MEM_MB1_CLK_L2
MEM_MB1_CLK_H1
MEM_MB1_CLK_L1
MEM_MB1_CLK_H0
MEM_MB1_CLK_L0
MEM_MB1_CS_L1
MEM_MB1_CS_L0
MEM_MB1_ODT0
MEM_MB_CAS_L
MEM_MB_WE_L
MEM_MB_RAS_L
MEM_MB_BANK2
MEM_MB_BANK1
MEM_MB_BANK0
MEM_MB_CKE0
MEM_MB_ADD15
MEM_MB_ADD14
MEM_MB_ADD13
MEM_MB_ADD12
MEM_MB_ADD11
MEM_MB_ADD10
MEM_MB_ADD9
MEM_MB_ADD8
MEM_MB_ADD7
MEM_MB_ADD6
MEM_MB_ADD5
MEM_MB_ADD4
MEM_MB_ADD3
MEM_MB_ADD2
MEM_MB_ADD1
MEM_MB_ADD0
MEM_MB_DQS_H7
MEM_MB_DQS_L7
MEM_MB_DQS_H6
MEM_MB_DQS_L6
MEM_MB_DQS_H5
MEM_MB_DQS_L5
MEM_MB_DQS_H4
MEM_MB_DQS_L4
MEM_MB_DQS_H3
MEM_MB_DQS_L3
MEM_MB_DQS_H2
MEM_MB_DQS_L2
MEM_MB_DQS_H1
MEM_MB_DQS_L1
MEM_MB_DQS_H0
MEM_MB_DQS_L0
MEM_MB_DM7
MEM_MB_DM6
MEM_MB_DM5
MEM_MB_DM4
MEM_MB_DM3
MEM_MB_DM2
MEM_MB_DM1
MEM_MB_DM0
AK19
AE30
AC31
AD29
AL19
AL18
AE29
AB31
AD31
AC29
AC30
AB29
AA31
AA28
AE31
AA29
AA30
AK13
AK17
AK23
AL23
AL28
AL29
AH17
AK29
AJ19
W29
W28
M31
M29
AJ13
AJ17
AJ14
AJ23
A18
A19
U31
U30
C19
D19
N31
N28
N29
N30
P29
P31
R29
R28
R31
R30
T31
T29
U29
U28
D31
C31
C24
C23
D17
C17
C14
C13
C30
A23
B17
B13
2
MEMORY INTERFACE B
MEMORY INTERFACE B
MB0_CLK_H(2)
MB0_CLK_L(2)
MB0_CLK_H(1)
MB0_CLK_L(1)
MB0_CLK_H(0)
MB0_CLK_L(0)
MB0_CS_L(1)
MB0_CS_L(0)
MB0_ODT(0)
MB1_CLK_H(2)
MB1_CLK_L(2)
MB1_CLK_H(1)
MB1_CLK_L(1)
MB1_CLK_H(0)
MB1_CLK_L(0)
MB1_CS_L(1)
MB1_CS_L(0)
MB1_ODT(0)
MB_CAS_L
MB_WE_L
MB_RAS_L
MB_BANK(2)
MB_BANK(1)
MB_BANK(0)
MB_CKE(1)
MB_CKE(0)
MB_ADD(15)
MB_ADD(14)
MB_ADD(13)
MB_ADD(12)
MB_ADD(11)
MB_ADD(10)
MB_ADD(9)
MB_ADD(8)
MB_ADD(7)
MB_ADD(6)
MB_ADD(5)
MB_ADD(4)
MB_ADD(3)
MB_ADD(2)
MB_ADD(1)
MB_ADD(0)
MB_DQS_H(7)
MB_DQS_L(7)
MB_DQS_H(6)
MB_DQS_L(6)
MB_DQS_H(5)
MB_DQS_L(5)
MB_DQS_H(4)
MB_DQS_L(4)
MB_DQS_H(3)
MB_DQS_L(3)
MB_DQS_H(2)
MB_DQS_L(2)
MB_DQS_H(1)
MB_DQS_L(1)
MB_DQS_H(0)
MB_DQS_L(0)
MB_DM(7)
MB_DM(6)
MB_DM(5)
MB_DM(4)
MB_DM(3)
MB_DM(2)
MB_DM(1)
MB_DM(0)
CPU1C
CPU1C
MB_DATA(63)
MB_DATA(62)
MB_DATA(61)
MB_DATA(60)
MB_DATA(59)
MB_DATA(58)
MB_DATA(57)
MB_DATA(56)
MB_DATA(55)
MB_DATA(54)
MB_DATA(53)
MB_DATA(52)
MB_DATA(51)
MB_DATA(50)
MB_DATA(49)
MB_DATA(48)
MB_DATA(47)
MB_DATA(46)
MB_DATA(45)
MB_DATA(44)
MB_DATA(43)
MB_DATA(42)
MB_DATA(41)
MB_DATA(40)
MB_DATA(39)
MB_DATA(38)
MB_DATA(37)
MB_DATA(36)
MB_DATA(35)
MB_DATA(34)
MB_DATA(33)
MB_DATA(32)
MB_DATA(31)
MB_DATA(30)
MB_DATA(29)
MB_DATA(28)
MB_DATA(27)
MB_DATA(26)
MB_DATA(25)
MB_DATA(24)
MB_DATA(23)
MB_DATA(22)
MB_DATA(21)
MB_DATA(20)
MB_DATA(19)
MB_DATA(18)
MB_DATA(17)
MB_DATA(16)
MB_DATA(15)
MB_DATA(14)
MB_DATA(13)
MB_DATA(12)
MB_DATA(11)
MB_DATA(10)
MB_DATA(9)
MB_DATA(8)
MB_DATA(7)
MB_DATA(6)
MB_DATA(5)
MB_DATA(4)
MB_DATA(3)
MB_DATA(2)
MB_DATA(1)
MB_DATA(0)
MB_DQS_H(8)
MB_DQS_L(8)
MB_DM(8)
MB_CHECK(7)
MB_CHECK(6)
MB_CHECK(5)
MB_CHECK(4)
MB_CHECK(3)
MB_CHECK(2)
MB_CHECK(1)
MB_CHECK(0)
AH13
AL13
AL15
AJ15
AF13
AG13
AL14
AK15
AL16
AL17
AK21
AL21
AH15
AJ16
AH19
AL20
AJ22
AL22
AL24
AK25
AJ21
AH21
AH23
AJ24
AL27
AK27
AH31
AG30
AL25
AL26
AJ30
AJ31
E31
E30
B27
A27
F29
F31
A29
A28
A25
A24
C22
D21
A26
B25
B23
A22
B21
A20
C16
D15
C21
A21
A17
A16
B15
A14
E13
F13
C15
A15
A13
D13
J31
J30
J29
K29
K31
G30
G29
L29
L28
H31
G31
MEM_MB_DATA63
MEM_MB_DATA62
MEM_MB_DATA61
MEM_MB_DATA60
MEM_MB_DATA59
MEM_MB_DATA58
MEM_MB_DATA57
MEM_MB_DATA56
MEM_MB_DATA55
MEM_MB_DATA54
MEM_MB_DATA53
MEM_MB_DATA52
MEM_MB_DATA51
MEM_MB_DATA50
MEM_MB_DATA49
MEM_MB_DATA48
MEM_MB_DATA47
MEM_MB_DATA46
MEM_MB_DATA45
MEM_MB_DATA44
MEM_MB_DATA43
MEM_MB_DATA42
MEM_MB_DATA41
MEM_MB_DATA40
MEM_MB_DATA39
MEM_MB_DATA38
MEM_MB_DATA37
MEM_MB_DATA36
MEM_MB_DATA35
MEM_MB_DATA34
MEM_MB_DATA33
MEM_MB_DATA32
MEM_MB_DATA31
MEM_MB_DATA30
MEM_MB_DATA29
MEM_MB_DATA28
MEM_MB_DATA27
MEM_MB_DATA26
MEM_MB_DATA25
MEM_MB_DATA24
MEM_MB_DATA23
MEM_MB_DATA22
MEM_MB_DATA21
MEM_MB_DATA20
MEM_MB_DATA19
MEM_MB_DATA18
MEM_MB_DATA17
MEM_MB_DATA16
MEM_MB_DATA15
MEM_MB_DATA14
MEM_MB_DATA13
MEM_MB_DATA12
MEM_MB_DATA11
MEM_MB_DATA10
MEM_MB_DATA9
MEM_MB_DATA8
MEM_MB_DATA7
MEM_MB_DATA6
MEM_MB_DATA5
MEM_MB_DATA4
MEM_MB_DATA3
MEM_MB_DATA2
MEM_MB_DATA1
MEM_MB_DATA0
MEM_MB_DQS_H8
MEM_MB_DQS_L8
MEM_MB_DM8
MEM_MB_CHECK7
MEM_MB_CHECK6
MEM_MB_CHECK5
MEM_MB_CHECK4
MEM_MB_CHECK3
MEM_MB_CHECK2
MEM_MB_CHECK1
MEM_MB_CHECK0
1
MEM_MB_DATA[63..0] 10,11
MEM_MB_DQS_H8 10,11
MEM_MB_DQS_L8 10,11
MEM_MB_DM8 10,11
MEM_MB_CHECK7 10,11
MEM_MB_CHECK6 10,11
MEM_MB_CHECK5 10,11
MEM_MB_CHECK4 10,11
MEM_MB_CHECK3 10,11
MEM_MB_CHECK2 10,11
MEM_MB_CHECK1 10,11
MEM_MB_CHECK0 10,11
N12-9400050-F02 N12-9400050-F02
A A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
CPU-Memory
CPU-Memory
CPU-Memory
MS-7349
MS-7349
MS-7349
1
741Monday, May 28, 2007
741Monday, May 28, 2007
741Monday, May 28, 2007
of
of
of
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg8.png)
5
SLOTOCC#_CPU 29
VCORE
A4
A6
B5
B7
E10
G10
G12
AA8
AA10
AA12
AA14
AA16
AA18
AB7
AB9
AB11
AC4
AC5
AC8
AC10
AD2
AD3
AD7
AD9
AE10
AF7
AF9
AG4
AG5
AG7
AH2
AH3
H11
H23
K11
K13
K15
K17
K19
K21
K23
Y17
Y19
F11
J12
J14
J16
J18
J20
J22
J24
L10
L12
C6
C8
D7
D9
E8
F9
B3
C2
C4
D3
D5
E4
E6
F5
F7
G6
G8
H7
J8
K7
K9
L4
L5
L8
D D
VCORE
C C
B B
VDDNB1
VDDNB2
VDDNB3
VDDNB4
VDDNB5
VDDNB6
VDDNB7
VDDNB8
VDDNB9
VDDNB10
VDDNB11
VDDNB12
VDDNB13
VDDNB14
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD12
VDD13
VDD14
VDD15
VDD16
VDD17
VDD18
VDD19
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
VDD26
VDD27
VDD28
VDD31
VDD32
VDD35
VDD36
VDD39
VDD40
VDD43
VDD44
VDD47
VDD48
VDD51
VDD52
VDD53
VDD54
VDD55
VDD56
VDD57
VDD58
VDD59
VDD60
VDD61
VDD62
VDD63
VDD64
VDD65
VDD66
VDD67
VDD68
VDD69
VDD70
VDD71
VDD72
VDD73
VDD74
VDD75
VDD150
VDD151
VDD1
VDD1
CPU1F
CPU1F
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS240
VSS241
A3
A7
A9
A11
AA4
AA5
AA7
AA9
AA11
AA13
AA15
AA17
AA19
AA21
AA23
AB2
AB3
AB8
AB10
AB12
AB14
AB16
AB18
AB20
AB22
AC7
AC9
AC11
AC13
AC15
AC17
AC19
AC21
AC23
AD8
AD10
AD12
AD14
AD16
AD20
AD22
AD24
AE4
AE5
AE11
AF2
AF3
AF8
AF10
AF12
AF14
AF16
AF18
AF20
AF22
AF24
AF26
AF28
AG10
AG11
AH14
AH16
AH18
AH20
AH22
AH24
AH26
AH28
AH30
AK2
AK14
AK16
AK18
Y14
Y16
VCORE
L14
VDD1
L16
VDD2
L18
VDD3
M2
VDD4
M3
VDD5
M7
VDD6
M9
VDD7
M11
VDD8
M13
VDD9
M15
VDD10
M17
VDD11
M19
VDD12
N8
VDD13
N10
VDD14
N12
VDD15
N14
VDD16
N16
VDD17
N18
VDD18
P7
VDD19
P9
VDD20
P11
VDD21
P13
VDD22
P15
VDD23
P17
VDD24
P19
VDD25
R4
VDD26
R5
VDD27
R8
VDD28
R10
VDD29
R12
VDD30
R14
VDD31
R16
VDD32
R18
VDD33
R20
VDD34
T2
VDD35
T3
VDD36
T7
VDD37
T9
VDD38
T11
VDD39
T13
VDD40
T15
VDD41
T17
VDD42
T19
VDD43
T21
VDD44
U8
VDD45
U10
VDD46
U12
VDD47
U14
VDD48
U16
VDD49
U18
VDD50
U20
VDD51
V9
VDD52
V11
VDD53
V13
VDD54
V15
VDD55
V17
VDD56
V19
VDD57
V21
VDD58
W4
VDD59
W5
VDD60
W8
VDD61
W10
VDD62
W12
VDD63
W14
VDD64
W16
VDD65
W18
VDD66
W20
VDD67
Y2
VDD68
Y3
VDD69
Y7
VDD70
Y9
VDD71
Y11
VDD72
Y13
VDD73
Y15
VDD74
Y21
VDD75
N12-9400050-F02
VDD2
VDD2
CPU1G
CPU1G
4
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
AK20
AK22
AK24
AK26
AK28
AK30
AL5
B4
B9
B11
B14
B16
B18
B20
B22
B24
B26
B28
B30
C3
D14
D16
D18
D20
D22
D24
D26
D28
D30
E11
F4
F14
F16
F18
F20
F22
F24
F26
F28
F30
G9
G11
H8
H10
H12
H14
H16
H18
H24
H26
H28
H30
J4
J5
J7
J9
J11
J13
J15
J17
J19
J21
J23
K2
K3
K8
K10
K12
K14
K16
K18
K20
K22
Y18
VCORE
AA20
VDD1
AA22
VDD2
AB13
VDD3
AB15
VDD4
AB17
VDD5
AB19
VDD6
AB21
VDD7
AB23
VDD8
AC12
VDD9
AC14
VDD10
AC16
VDD11
AC18
VDD12
AC20
VDD13
AC22
VDD14
AD11
VDD15
AD23
VDD16
AE12
VDD17
AF11
VDD18
L20
VDD19
L22
VDD20
M21
VDD21
M23
VDD22
N20
VDD23
N22
VDD24
P21
VDD25
P23
VDD26
R22
VDD27
T23
VDD28
U22
VDD29
V23
VDD30
W22
VDD31
Y23
VDD32
5
GND
6
GND
7
GND
8
GND
1
GND
2
GND
3
GND
N12-9400050-F02
CPU1H
CPU1H
VDD3
VDD3
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
3
VCC1_2HTC
N17
N19
N21
N23
P2
P3
P8
P10
P12
P14
P16
P18
P20
P22
R7
R9
R11
R13
R15
R17
R19
R21
R23
T8
T10
T12
T14
T16
T18
T20
T22
U4
U5
U7
U9
U11
U13
U15
U17
U19
U21
U23
V2
V3
V10
V12
V14
V16
V18
V20
V22
W9
W11
W13
W15
W17
W19
W21
W23
Y8
Y10
Y12
W7
Y20
Y22
VTT_DDR
VCC_DDR
AJ4
VLDT_A1
AJ3
VLDT_A2
AJ2
VLDT_A3
AJ1
VLDT_A4
D12
VTT1
C12
VTT2
B12
VTT3
A12
VTT4
AB24
VDDIO1
AB26
VDDIO2
AB28
VDDIO3
AB30
VDDIO4
AC24
VDDIO5
AD26
VDDIO6
AD28
VDDIO7
AD30
VDDIO8
AF30
VDDIO9
M24
VDDIO10
M26
VDDIO11
M28
VDDIO12
M30
VDDIO13
P24
VDDIO14
P26
VDDIO15
P28
VDDIO16
P30
VDDIO17
T24
VDDIO18
T26
VDDIO19
T28
VDDIO20
T30
VDDIO21
V25
VDDIO22
V26
VDDIO23
V28
VDDIO24
V30
VDDIO25
Y24
VDDIO26
Y26
VDDIO27
Y28
VDDIO28
Y29
VDDIO29
N12-9400050-F02
CPU1I
CPU1I
VDDIO
VDDIO
2
VLDT_B1
VLDT_B2
VLDT_B3
VLDT_B4
VTT5
VTT6
VTT7
VTT8
VTT9
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
H6
H5
H2
H1
AK12
AJ12
AH12
AG12
AL12
K24
K26
K28
K30
L7
L9
L11
L13
L15
L17
L19
L21
L23
M8
M10
M12
M14
M16
M18
M20
M22
N4
N5
N7
N9
N11
N13
N15
VLDT_RUN_B
VTT_DDR
X_0.01uf/25V/X7R/4
X_0.01uf/25V/X7R/4
C86
C86
4.7uf/10V/Y5V/8
4.7uf/10V/Y5V/8
C81
C81
X_0.01uf/25V/X7R/4
X_0.01uf/25V/X7R/4
C235
C235
180pf/50V/NPO/4
180pf/50V/NPO/4
X_0.01uf/25V/X7R/4
X_0.01uf/25V/X7R/4
C82
C82
C240
C240
1
C85
C85
180pf/50V/NPO/4
180pf/50V/NPO/4
N12-9400050-F02
A A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
5
4
3
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
CPU-Power & GND
CPU-Power & GND
CPU-Power & GND
MS-7349
MS-7349
MS-7349
841Monday, May 28, 2007
841Monday, May 28, 2007
841Monday, May 28, 2007
1
of
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bg9.png)
5
VTT_DDR
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C47
C47
C48
D D
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
C48
X_4.7uf/10V/Y5V/8
X_4.7uf/10V/Y5V/8
C66
C66
4.7uf/10V/Y5V/8
4.7uf/10V/Y5V/8
C58
C58
180pf/50V/NPO/4
180pf/50V/NPO/4
X_180pf/50V/NPO/4
X_180pf/50V/NPO/4
C194
C194
C259
C259
C188
C188
X_102pf/50V/X7R/6
X_102pf/50V/X7R/6
4
C55
C55
102pf/50V/X7R/6
102pf/50V/X7R/6
VCC_DDR
10uf/6.3V/X5R/1206
10uf/6.3V/X5R/1206
C456
C456
10uf/6.3V/X5R/1206_B
10uf/6.3V/X5R/1206_B
C171
C171
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
3
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
C155
C155
C444
C444
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
0.01uf/50V/X7R/6
0.01uf/50V/X7R/6
C90
C90
C461
C461
C146
C146
10uf/6.3V/X5R/1206_B
10uf/6.3V/X5R/1206_B
C91
C91
180pf/50V/NPO/4
180pf/50V/NPO/4
2
VCC1_2HTC
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C156
C156
C159
C159
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
1
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
C174
C174
C162
C162
C182
C182
4.7uf/10V/X5R/8
4.7uf/10V/X5R/8
VTT_DDR
X_180pf/50V/NPO/4
4.7uf/10V/Y5V/8
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C181
C181
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C C
VCORE
C463
C463
X_10uf/10V/Y5V/1206_B
X_10uf/10V/Y5V/1206_B
B B
VCORE
C437
C437
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
C177
C177
X_10uf/10V/Y5V/1206_B
X_10uf/10V/Y5V/1206_B
C458
C458
X_10uf/10V/Y5V/1206_B
X_10uf/10V/Y5V/1206_B
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
C436
C436
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
4.7uf/10V/Y5V/8
C62
C62
X_4.7uf/10V/Y5V/8
X_4.7uf/10V/Y5V/8
10uf/10V/X5R/1206_B
10uf/10V/X5R/1206_B
C454
C454
0.01uf/25V/X7R/4_B
0.01uf/25V/X7R/4_B
C470
C470
C192
C192
C448
C448
10uf/10V/X5R/1206_B
10uf/10V/X5R/1206_B
C438
C438
X_180pf/50V/NPO/4
C168
C168
180pf/50V/NPO/4
180pf/50V/NPO/4
10uf/10V/X5R/1206_B
10uf/10V/X5R/1206_B
C443
C443
C93
C93
180pf/50V/NPO/4_B
180pf/50V/NPO/4_B
C189
C189
C39
C39
X_102pf/50V/X7R/6
X_102pf/50V/X7R/6
X_10uf/10V/Y5V/1206_B
X_10uf/10V/Y5V/1206_B
C466
C466
C440
C440
X_10uf/10V/Y5V/1206_B
X_10uf/10V/Y5V/1206_B
C23
C23
X_102pf/50V/X7R/6
X_102pf/50V/X7R/6
C457
C457
C462
C462
10uf/10V/X5R/1206_B
10uf/10V/X5R/1206_B
X_10uf/10V/Y5V/1206_B
X_10uf/10V/Y5V/1206_B
VCC_DDR
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
10uf/10V/X5R/1206_B
10uf/10V/X5R/1206_B
C453
C453
C447
C447
10uf/10V/X5R/1206_B
10uf/10V/X5R/1206_B
C469
C469
C450
C450
C442
C442
X_10uf/10V/Y5V/1206_B
X_10uf/10V/Y5V/1206_B
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
C173
C173
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
10uf/10V/Y5V/1206
10uf/10V/Y5V/1206
C439
C439
C136
C136
C97
C97
C92
C92
2.2uF/6.3V/X5R/6
2.2uF/6.3V/X5R/6
C73
C73
10uf/10V/Y5V/1206
10uf/10V/Y5V/1206
VCC_DDR
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C485
C485
0.22uf/16V/X7R/6_B
0.22uf/16V/X7R/6_B
VCC_DDR
C608 0.1uf/25V/Y5V/6C608 0.1uf/25V/Y5V/6
C609 X_0.1uf/25V/Y5V/6C609 X_0.1uf/25V/Y5V/6
C610 4.7uf/10V/Y5V/8C610 4.7uf/10V/Y5V/8
C611 X_4.7uf/10V/Y5V/8C611 X_4.7uf/10V/Y5V/8
VCC_DDR
C613 4.7uf/10V/Y5V/8C613 4.7uf/10V/Y5V/8
C612 X_4.7uf/10V/Y5V/8C612 X_4.7uf/10V/Y5V/8
C486
C486
VCC_DDR
C201
C201
180pf/50V/NPO/4
180pf/50V/NPO/4
VCC1_2HTC
4.7uf/10V/X5R/8
4.7uf/10V/X5R/8
C191
C191
X_10uf/6.3V/X5R/1206
X_10uf/6.3V/X5R/1206
VCC1_2HTC
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
C179
C179
C166
C166
0.22uf/16V/X7R/6
0.22uf/16V/X7R/6
C187
C187
Place close to Q22
C760 10uf/10V/Y5V/1206C760 10uf/10V/Y5V/1206
C758 4.7uf/10V/X5R/8C758 4.7uf/10V/X5R/8
C761 0.1uf/25V/Y5V/6C761 0.1uf/25V/Y5V/6
0.01uf/25V/X7R/4C759 0.01uf/25V/X7R/4C759
C185
C185
X_0.22uf/16V/X7R/6
X_0.22uf/16V/X7R/6
A A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
CPU-Decoupling
CPU-Decoupling
CPU-Decoupling
MS-7349
MS-7349
MS-7349
941Monday, May 28, 2007
941Monday, May 28, 2007
941Monday, May 28, 2007
of
of
1
of
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bga.png)
5
4
3
2
1
MEM_MA_CHECK0
MEM_MA_CHECK1
MEM_MA_CHECK2
MEM_MA_CHECK3
MEM_MA_CHECK4
MEM_MA_CHECK5
MEM_MA_CHECK6
D D
MEM_MA_DATA[63..0]7,11
C C
B B
MEM_MA_DATA0
MEM_MA_DATA1
MEM_MA_DATA2
MEM_MA_DATA3
MEM_MA_DATA4
MEM_MA_DATA5
MEM_MA_DATA6
MEM_MA_DATA7
MEM_MA_DATA8
MEM_MA_DATA9
MEM_MA_DATA10
MEM_MA_DATA11
MEM_MA_DATA12
MEM_MA_DATA13
MEM_MA_DATA14
MEM_MA_DATA15
MEM_MA_DATA16
MEM_MA_DATA17
MEM_MA_DATA18
MEM_MA_DATA19
MEM_MA_DATA20
MEM_MA_DATA21
MEM_MA_DATA22
MEM_MA_DATA23
MEM_MA_DATA24
MEM_MA_DATA25
MEM_MA_DATA26
MEM_MA_DATA27
MEM_MA_DATA28
MEM_MA_DATA29
MEM_MA_DATA30
MEM_MA_DATA31
MEM_MA_DATA32
MEM_MA_DATA33
MEM_MA_DATA34
MEM_MA_DATA35
MEM_MA_DATA36
MEM_MA_DATA37
MEM_MA_DATA38
MEM_MA_DATA39
MEM_MA_DATA40
MEM_MA_DATA41
MEM_MA_DATA42
MEM_MA_DATA43
MEM_MA_DATA44
MEM_MA_DATA45
MEM_MA_DATA46
MEM_MA_DATA47
MEM_MA_DATA48
MEM_MA_DATA49
MEM_MA_DATA50
MEM_MA_DATA51
MEM_MA_DATA52
MEM_MA_DATA53
MEM_MA_DATA54
MEM_MA_DATA55
MEM_MA_DATA56
MEM_MA_DATA57
MEM_MA_DATA58
MEM_MA_DATA59
MEM_MA_DATA60
MEM_MA_DATA61
MEM_MA_DATA62
MEM_MA_DATA63
DIMM2
DIMM2
122
123
128
129
131
132
140
141
143
144
149
150
152
153
158
159
199
200
205
206
208
209
214
215
107
108
217
218
226
227
110
111
116
117
229
230
235
236
172
187
184
178
VDDQ5
VDDQ6
VDDQ7
VDDQ469VDDQ7
VSS
VSS
VSS
VSS
163
166
169
198
201
238
189
67
CB042CB143CB248CB349CB4
VDDQ8
VDDQ9
VDDSPD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
204
207
210
213
216
219
222
225
170
55
102
75
68
19
NC
NC
3
RC118RC0
DQ0
4
DQ1
9
DQ2
10
DQ3
DQ4
DQ5
DQ6
DQ7
12
DQ8
13
DQ9
21
DQ10
22
DQ11
DQ12
DQ13
DQ14
DQ15
24
DQ16
25
DQ17
30
DQ18
31
DQ19
DQ20
DQ21
DQ22
DQ23
33
DQ24
34
DQ25
39
DQ26
40
DQ27
DQ28
DQ29
DQ30
DQ31
80
DQ32
81
DQ33
86
DQ34
87
DQ35
DQ36
DQ37
DQ38
DQ39
89
DQ40
90
DQ41
95
DQ42
96
DQ43
DQ44
DQ45
DQ46
DQ47
98
DQ48
99
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
50
VSS
65
VSS
66
VSS
79
VSS
82
VSS
85
VSS
88
VSS
91
VSS
94
VSS
97
VSS
VDD051VDD156VDD262VDD372VDD478VDD5
VDD3
NC/TEST
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
100
103
106
109
VSS
112
115
118
121
124
127
130
133
197
191
194
181
175
VDD6
VDD7
VDD8
VDDQ0
VDDQ153VDDQ259VDDQ364VDDQ4
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
136
VSS
139
142
145
148
151
154
157
160
N13-2400301-K06 N13-2400351-K06
161
162
A10_AP
A16/BA2
DM0/DQS9
NC/DQS9#
DM1/DQS10
NC/DQS10#
DM2/DQS11
NC/DQS11#
DM3/DQS12
NC/DQS12#
DM4/DQS13
NC/DQS13#
DM5/DQS14
NC/DQS14#
DM6/DQS15
NC/DQS15#
DM7/DQS16
NC/DQS16#
DM8/DQS17
NC/DQS17#
CK0(DU)
CK0#(DU)
CK1(CK0)
CK1#(CK0#)
CK2(DU)
CK2#(DU)
VSS
VSS
228
231
234
MEM_MA_CHECK7
167
168
CB5
CB6
CB7
MEM_MA_DQS_H0
7
DQS0
MEM_MA_DQS_L0
6
DQS0#
MEM_MA_DQS_H1
16
DQS1
MEM_MA_DQS_L1
15
DQS1#
MEM_MA_DQS_H2
28
DQS2
MEM_MA_DQS_L2
27
DQS2#
MEM_MA_DQS_H3
37
DQS3
MEM_MA_DQS_L3
36
DQS3#
MEM_MA_DQS_H4
84
DQS4
MEM_MA_DQS_L4 MEM_MB_DATA10
83
DQS4#
MEM_MA_DQS_H5
93
DQS5
MEM_MA_DQS_L5
92
DQS5#
MEM_MA_DQS_H6
105
DQS6
MEM_MA_DQS_L6
104
DQS6#
MEM_MA_DQS_H7
114
DQS7
MEM_MA_DQS_L7
113
DQS7#
MEM_MA_DQS_H8
46
DQS8
MEM_MA_DQS_L8
45
DQS8#
MEM_MA_ADD0
188
A0
MEM_MA_ADD1
183
A1
MEM_MA_ADD2
63
A2
MEM_MA_ADD3
182
A3
MEM_MA_ADD4
61
A4
MEM_MA_ADD5
60
A5
MEM_MA_ADD6
180
A6
MEM_MA_ADD7
58
A7
MEM_MA_ADD8
179
A8
MEM_MA_ADD9
177
A9
MEM_MA_ADD10
70
MEM_MA_ADD11
57
A11
MEM_MA_ADD12
176
A12
MEM_MA_ADD13
196
A13
MEM_MA_ADD14
174
A14
MEM_MA_ADD15
173
A15
MEM_MA_BANK2
54
MEM_MA_BANK1
190
BA1
MEM_MA_BANK0
71
BA0
MEM_MA_WE_L
73
WE#
MEM_MA_CAS_L
74
CAS#
MEM_MA_RAS_L
192
RAS#
MEM_MA_DM0
125
126
MEM_MA_DM1
134
135
MEM_MA_DM2
146
147
MEM_MA_DM3
155
156
MEM_MA_DM4
202
203
MEM_MA_DM5
211
212
MEM_MA_DM6
223
224
MEM_MA_DM7
232
233
MEM_MA_DM8
164
165
MEM_MA0_ODT0
195
ODT0
77
ODT1
52
CKE0
171
CKE1
MEM_MA0_CS_L0
193
CS0#
MEM_MA0_CS_L1
76
CS1#
MEM_MA0_CLK_H0
185
MEM_MA0_CLK_L0
186
MEM_MA0_CLK_H1
137
MEM_MA0_CLK_L1
138
MEM_MA0_CLK_H2
220
MEM_MA0_CLK_L2
221
SMB_MEM_CLK
120
SCL
SMB_MEM_DATA
119
SDA
VDDR_VREF
1
VREF
239
SA0
240
SA1
101
SA2
VSS
VSS
DDRII-240_GREEN
DDRII-240_GREEN
237
ADDRESS: 1010 000
MEM_MA_CHECK0 7,11
MEM_MA_CHECK1 7,11
MEM_MA_CHECK2 7,11
MEM_MA_CHECK3 7,11
MEM_MA_CHECK4 7,11
MEM_MA_CHECK5 7,11
MEM_MA_CHECK6 7,11
MEM_MA_CHECK7 7,11
MEM_MA_DQS_H0 7,11
MEM_MA_DQS_L0 7,11
MEM_MA_DQS_H1 7,11
MEM_MA_DQS_L1 7,11
MEM_MA_DQS_H2 7,11
MEM_MA_DQS_L2 7,11
MEM_MA_DQS_H3 7,11
MEM_MA_DQS_L3 7,11
MEM_MA_DQS_H4 7,11
MEM_MA_DQS_L4 7,11
MEM_MA_DQS_H5 7,11
MEM_MA_DQS_L5 7,11
MEM_MA_DQS_H6 7,11
MEM_MA_DQS_L6 7,11
MEM_MA_DQS_H7 7,11
MEM_MA_DQS_L7 7,11
MEM_MA_DQS_H8 7,11
MEM_MA_DQS_L8 7,11
MEM_MA_ADD[15..0] 7,11,12
MEM_MA_BANK2 7,11,12
MEM_MA_BANK1 7,11,12
MEM_MA_BANK0 7,11,12
MEM_MA_WE_L 7,11,12
MEM_MA_CAS_L 7,11,12
MEM_MA_RAS_L 7,11,12
MEM_MA_DM[8..0] MEM_MB_DM[8..0]
MEM_MA0_ODT0 7,12
MEM_MA_CKE0 7,12
MEM_MA0_CS_L0 7,12
MEM_MA0_CS_L1 7,12
MEM_MA0_CLK_H0 7,12
MEM_MA0_CLK_L0 7,12
MEM_MA0_CLK_H1 7,12
MEM_MA0_CLK_L1 7,12
MEM_MA0_CLK_H2 7,12
MEM_MA0_CLK_L2 7,12
SMB_MEM_CLK 11,18
SMB_MEM_DATA 11,18
C42
C42
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
MEM_MB_DATA[63..0]7,11
MEM_MA_DM[8..0] 7,11 MEM_MB_DM[8..0] 7,11
MEM_MB_DATA0
MEM_MB_DATA1
MEM_MB_DATA2
MEM_MB_DATA3
MEM_MB_DATA4
MEM_MB_DATA5
MEM_MB_DATA6
MEM_MB_DATA7
MEM_MB_DATA8
MEM_MB_DATA9
MEM_MB_DATA11
MEM_MB_DATA12
MEM_MB_DATA13
MEM_MB_DATA14
MEM_MB_DATA15
MEM_MB_DATA16
MEM_MB_DATA17
MEM_MB_DATA18
MEM_MB_DATA19
MEM_MB_DATA20
MEM_MB_DATA21
MEM_MB_DATA22
MEM_MB_DATA23
MEM_MB_DATA24
MEM_MB_DATA25
MEM_MB_DATA26
MEM_MB_DATA27
MEM_MB_DATA28
MEM_MB_DATA29
MEM_MB_DATA30
MEM_MB_DATA31
MEM_MB_DATA32
MEM_MB_DATA33
MEM_MB_DATA34
MEM_MB_DATA35
MEM_MB_DATA36
MEM_MB_DATA37
MEM_MB_DATA38
MEM_MB_DATA39
MEM_MB_DATA40
MEM_MB_DATA41
MEM_MB_DATA42
MEM_MB_DATA43
MEM_MB_DATA44
MEM_MB_DATA45
MEM_MB_DATA46
MEM_MB_DATA47
MEM_MB_DATA48
MEM_MB_DATA49
MEM_MB_DATA50
MEM_MB_DATA51
MEM_MB_DATA52
MEM_MB_DATA53
MEM_MB_DATA54
MEM_MB_DATA55
MEM_MB_DATA56
MEM_MB_DATA57
MEM_MB_DATA58
MEM_MB_DATA59
MEM_MB_DATA60
MEM_MB_DATA61
MEM_MB_DATA62
MEM_MB_DATA63
DIMM1
DIMM1
55
102
68
19
NC
NC
3
RC118RC0
DQ0
4
DQ1
9
DQ2
10
DQ3
122
DQ4
123
DQ5
128
DQ6
129
DQ7
12
DQ8
13
DQ9
21
DQ10
22
DQ11
131
DQ12
132
DQ13
140
DQ14
141
DQ15
24
DQ16
25
DQ17
30
DQ18
31
DQ19
143
DQ20
144
DQ21
149
DQ22
150
DQ23
33
DQ24
34
DQ25
39
DQ26
40
DQ27
152
DQ28
153
DQ29
158
DQ30
159
DQ31
80
DQ32
81
DQ33
86
DQ34
87
DQ35
199
DQ36
200
DQ37
205
DQ38
206
DQ39
89
DQ40
90
DQ41
95
DQ42
96
DQ43
208
DQ44
209
DQ45
214
DQ46
215
DQ47
98
DQ48
99
DQ49
107
DQ50
108
DQ51
217
DQ52
218
DQ53
226
DQ54
227
DQ55
110
DQ56
111
DQ57
116
DQ58
117
DQ59
229
DQ60
230
DQ61
235
DQ62
236
DQ63
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
50
VSS
65
VSS
66
VSS
79
VSS
82
VSS
85
VSS
88
VSS
91
VSS
94
VSS
97
VSS
VDD051VDD156VDD262VDD372VDD478VDD5
NC/TEST
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
100
103
106
109
112
115
118
121
170
191
194
181
175
75
VDD6
VDD7
VDD8
VDD3
VDDQ0
VDDQ153VDDQ259VDDQ364VDDQ4
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
124
127
130
133
VSS
136
139
142
145
148
151
154
157
197
172
187
VDDQ5
VDDQ6
VDDQ469VDDQ7
VSS
VSS
VSS
VSS
160
163
166
169
184
VDDQ7
VSS
198
VCC3VCC_DDRVCC3VCC_DDR
238
189
67
178
CB042CB143CB248CB349CB4
VDDQ8
VDDQ9
VDDSPD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
201
VSS
204
207
210
213
216
219
222
225
MEM_MB_CHECK0
MEM_MB_CHECK1
MEM_MB_CHECK2
MEM_MB_CHECK3
MEM_MB_CHECK4
MEM_MB_CHECK5
MEM_MB_CHECK6
MEM_MB_CHECK7
161
162
167
168
CB5
CB6
CB7
7
DQS0
6
DQS0#
16
DQS1
15
DQS1#
28
DQS2
27
DQS2#
37
DQS3
36
DQS3#
84
DQS4
83
DQS4#
93
DQS5
92
DQS5#
105
DQS6
104
DQS6#
114
DQS7
113
DQS7#
46
DQS8
45
DQS8#
188
A0
183
A1
63
A2
182
A3
61
A4
60
A5
180
A6
58
A7
179
A8
177
A9
70
A10_AP
57
A11
176
A12
196
A13
174
A14
173
A15
54
A16/BA2
190
BA1
71
BA0
73
WE#
74
CAS#
192
RAS#
125
DM0/DQS9
126
NC/DQS9#
134
DM1/DQS10
135
NC/DQS10#
146
DM2/DQS11
147
NC/DQS11#
155
DM3/DQS12
156
NC/DQS12#
202
DM4/DQS13
203
NC/DQS13#
211
DM5/DQS14
212
NC/DQS14#
223
DM6/DQS15
224
NC/DQS15#
232
DM7/DQS16
233
NC/DQS16#
164
DM8/DQS17
165
NC/DQS17#
195
ODT0
77
ODT1
52
CKE0
171
CKE1
193
CS0#
76
CS1#
185
CK0(DU)
186
CK0#(DU)
137
CK1(CK0)
138
CK1#(CK0#)
220
CK2(DU)
221
CK2#(DU)
120
SCL
119
SDA
1
VREF
239
SA0
240
SA1
101
SA2
VSS
VSS
VSS
VSS
DDRII-240_ORANGE
DDRII-240_ORANGE
228
231
234
237
ADDRESS: 1010 001
MEM_MB_DQS_H0
MEM_MB_DQS_L0
MEM_MB_DQS_H1
MEM_MB_DQS_L1
MEM_MB_DQS_H2
MEM_MB_DQS_L2
MEM_MB_DQS_H3
MEM_MB_DQS_L3
MEM_MB_DQS_H4
MEM_MB_DQS_L4
MEM_MB_DQS_H5
MEM_MB_DQS_L5
MEM_MB_DQS_H6
MEM_MB_DQS_L6
MEM_MB_DQS_H7
MEM_MB_DQS_L7
MEM_MB_DQS_H8
MEM_MB_DQS_L8
MEM_MB_ADD0
MEM_MB_ADD1
MEM_MB_ADD2
MEM_MB_ADD3
MEM_MB_ADD4
MEM_MB_ADD5
MEM_MB_ADD6
MEM_MB_ADD7
MEM_MB_ADD8
MEM_MB_ADD9
MEM_MB_ADD10
MEM_MB_ADD11
MEM_MB_ADD12
MEM_MB_ADD13
MEM_MB_ADD14
MEM_MB_ADD15
MEM_MB_BANK2
MEM_MB_BANK1
MEM_MB_BANK0
MEM_MB_WE_L
MEM_MB_CAS_L
MEM_MB_RAS_L
MEM_MB_DM0
MEM_MB_DM1
MEM_MB_DM2
MEM_MB_DM3
MEM_MB_DM4
MEM_MB_DM5
MEM_MB_DM6
MEM_MB_DM7
MEM_MB_DM8
MEM_MB0_ODT0
MEM_MB0_CS_L0
MEM_MB0_CS_L1
MEM_MB0_CLK_H0
MEM_MB0_CLK_L0
MEM_MB0_CLK_H1
MEM_MB0_CLK_L1
MEM_MB0_CLK_H2
MEM_MB0_CLK_L2
SMB_MEM_CLK
SMB_MEM_DATA
VDDR_VREF
VCC3
MEM_MB_CHECK0 7,11
MEM_MB_CHECK1 7,11
MEM_MB_CHECK2 7,11
MEM_MB_CHECK3 7,11
MEM_MB_CHECK4 7,11
MEM_MB_CHECK5 7,11
MEM_MB_CHECK6 7,11
MEM_MB_CHECK7 7,11
MEM_MB_DQS_H0 7,11
MEM_MB_DQS_L0 7,11
MEM_MB_DQS_H1 7,11
MEM_MB_DQS_L1 7,11
MEM_MB_DQS_H2 7,11
MEM_MB_DQS_L2 7,11
MEM_MB_DQS_H3 7,11
MEM_MB_DQS_L3 7,11
MEM_MB_DQS_H4 7,11
MEM_MB_DQS_L4 7,11
MEM_MB_DQS_H5 7,11
MEM_MB_DQS_L5 7,11
MEM_MB_DQS_H6 7,11
MEM_MB_DQS_L6 7,11
MEM_MB_DQS_H7 7,11
MEM_MB_DQS_L7 7,11
MEM_MB_DQS_H8 7,11
MEM_MB_DQS_L8 7,11
MEM_MB_BANK2 7,11,12
MEM_MB_BANK1 7,11,12
MEM_MB_BANK0 7,11,12
MEM_MB_WE_L 7,11,12
MEM_MB_CAS_L 7,11,12
MEM_MB_RAS_L 7,11,12
MEM_MB0_ODT0 7,12
MEM_MB_CKE0 7,12
MEM_MB0_CS_L0 7,12
MEM_MB0_CS_L1 7,12
MEM_MB0_CLK_H0 7,12
MEM_MB0_CLK_L0 7,12
MEM_MB0_CLK_H1 7,12
MEM_MB0_CLK_L1 7,12
MEM_MB0_CLK_H2 7,12
MEM_MB0_CLK_L2 7,12
SMB_MEM_CLK 11,18
SMB_MEM_DATA 11,18
C41
C41
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
PLACE CLOSE TO DIMM PINPLACE CLOSE TO DIMM PIN
MEM_MB_ADD[15..0] 7,11,12
R35
R35
56.2R/1%/6
56.2R/1%/6
R33
R33
56.2R/1%/6
56.2R/1%/6
VCC_DDR
C29
C29
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
VDDR_VREF
C33
C33
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
VDDR_VREF
C36
C36
102pf/50V/X7R/4
102pf/50V/X7R/4
4
C763
C763
X_1uf/16V/Y5V/6
X_1uf/16V/Y5V/6
VCC3 VCC3
R179
R179
2.7K/4
2.7K/4
SMB_MEM_CLK SMB_MEM_DATA
3
2
D15
D15
BAV99_SOT23
BAV99_SOT23
1
R176
R176
2.7K/4
2.7K/4
3
3VDUAL3VDUAL
3
2
D13
D13
BAV99_SOT23
BAV99_SOT23
1
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
FIRST LOGICAL DDR DIMM
FIRST LOGICAL DDR DIMM
FIRST LOGICAL DDR DIMM
MS-7349
MS-7349
MS-7349
1
of
10 41Monday, May 28, 2007
of
10 41Monday, May 28, 2007
of
10 41Monday, May 28, 2007
1.0
1.0
1.0
VCC_DDR
C549
C549
4.7uf/10V/Y5V/8
4.7uf/10V/Y5V/8
A A
5
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bgb.png)
5
4
3
2
1
MEM_MA_CHECK0
MEM_MA_CHECK1
161
162
A10_AP
A16/BA2
DM0/DQS9
NC/DQS9#
DM1/DQS10
NC/DQS10#
DM2/DQS11
NC/DQS11#
DM3/DQS12
NC/DQS12#
DM4/DQS13
NC/DQS13#
DM5/DQS14
NC/DQS14#
DM6/DQS15
NC/DQS15#
DM7/DQS16
NC/DQS16#
DM8/DQS17
NC/DQS17#
CK0(DU)
CK0#(DU)
CK1(CK0)
CK1#(CK0#)
CK2(DU)
CK2#(DU)
VSS
VSS
228
231
234
MEM_MA_CHECK2
MEM_MA_CHECK3
MEM_MA_CHECK4
MEM_MA_CHECK5
MEM_MA_CHECK6
MEM_MA_CHECK7
167
168
CB5
CB6
CB7
MEM_MA_DQS_H0
7
DQS0
MEM_MA_DQS_L0
6
DQS0#
MEM_MA_DQS_H1
16
DQS1
MEM_MA_DQS_L1
15
DQS1#
MEM_MA_DQS_H2
28
DQS2
MEM_MA_DQS_L2
27
DQS2#
MEM_MA_DQS_H3
37
DQS3
MEM_MA_DQS_L3
36
DQS3#
MEM_MA_DQS_H4
84
DQS4
MEM_MA_DQS_L4 MEM_MB_DATA10
83
DQS4#
MEM_MA_DQS_H5
93
DQS5
MEM_MA_DQS_L5
92
DQS5#
MEM_MA_DQS_H6
105
DQS6
MEM_MA_DQS_L6
104
DQS6#
MEM_MA_DQS_H7
114
DQS7
MEM_MA_DQS_L7
113
DQS7#
MEM_MA_DQS_H8
46
DQS8
MEM_MA_DQS_L8
45
DQS8#
MEM_MA_ADD0
188
A0
MEM_MA_ADD1
183
A1
MEM_MA_ADD2
63
A2
MEM_MA_ADD3
182
A3
MEM_MA_ADD4
61
A4
MEM_MA_ADD5
60
A5
MEM_MA_ADD6
180
A6
MEM_MA_ADD7
58
A7
MEM_MA_ADD8
179
A8
MEM_MA_ADD9
177
A9
MEM_MA_ADD10
70
MEM_MA_ADD11
57
A11
MEM_MA_ADD12
176
A12
MEM_MA_ADD13
196
A13
MEM_MA_ADD14
174
A14
MEM_MA_ADD15
173
A15
MEM_MA_BANK2
54
MEM_MA_BANK1
190
BA1
MEM_MA_BANK0
71
BA0
MEM_MA_WE_L
73
WE#
MEM_MA_CAS_L
74
CAS#
MEM_MA_RAS_L
192
RAS#
MEM_MA_DM0
125
126
MEM_MA_DM1
134
135
MEM_MA_DM2
146
147
MEM_MA_DM3
155
156
MEM_MA_DM4
202
203
MEM_MA_DM5
211
212
MEM_MA_DM6
223
224
MEM_MA_DM7
232
233
MEM_MA_DM8
164
165
MEM_MA1_ODT0
195
ODT0
77
ODT1
52
CKE0
171
CKE1
MEM_MA1_CS_L0
193
CS0#
MEM_MA1_CS_L1
76
CS1#
MEM_MA1_CLK_H0
185
MEM_MA1_CLK_L0
186
MEM_MA1_CLK_H1
137
MEM_MA1_CLK_L1
138
MEM_MA1_CLK_H2
220
MEM_MA1_CLK_L2
221
SMB_MEM_CLK
120
SCL
SMB_MEM_DATA
119
SDA
VDDR_VREF
1
VREF
VCC3 VCC3
239
SA0
240
SA1
101
SA2
VSS
VSS
DDRII-240_GREEN
DDRII-240_GREEN
237
ADDRESS: 1010 010
D D
DIMM4
DIMM4
55
102
68
MEM_MA_DATA[63..0]7,10
C C
B B
MEM_MA_DATA0
MEM_MA_DATA1
MEM_MA_DATA2
MEM_MA_DATA3
MEM_MA_DATA4
MEM_MA_DATA5
MEM_MA_DATA6
MEM_MA_DATA7
MEM_MA_DATA8
MEM_MA_DATA9
MEM_MA_DATA10
MEM_MA_DATA11
MEM_MA_DATA12
MEM_MA_DATA13
MEM_MA_DATA14
MEM_MA_DATA15
MEM_MA_DATA16
MEM_MA_DATA17
MEM_MA_DATA18
MEM_MA_DATA19
MEM_MA_DATA20
MEM_MA_DATA21
MEM_MA_DATA22
MEM_MA_DATA23
MEM_MA_DATA24
MEM_MA_DATA25
MEM_MA_DATA26
MEM_MA_DATA27
MEM_MA_DATA28
MEM_MA_DATA29
MEM_MA_DATA30
MEM_MA_DATA31
MEM_MA_DATA32
MEM_MA_DATA33
MEM_MA_DATA34
MEM_MA_DATA35
MEM_MA_DATA36
MEM_MA_DATA37
MEM_MA_DATA38
MEM_MA_DATA39
MEM_MA_DATA40
MEM_MA_DATA41
MEM_MA_DATA42
MEM_MA_DATA43
MEM_MA_DATA44
MEM_MA_DATA45
MEM_MA_DATA46
MEM_MA_DATA47
MEM_MA_DATA48
MEM_MA_DATA49
MEM_MA_DATA50
MEM_MA_DATA51
MEM_MA_DATA52
MEM_MA_DATA53
MEM_MA_DATA54
MEM_MA_DATA55
MEM_MA_DATA56
MEM_MA_DATA57
MEM_MA_DATA58
MEM_MA_DATA59
MEM_MA_DATA60
MEM_MA_DATA61
MEM_MA_DATA62
MEM_MA_DATA63
19
NC
NC
3
RC118RC0
DQ0
4
DQ1
9
DQ2
10
DQ3
122
DQ4
123
DQ5
128
DQ6
129
DQ7
12
DQ8
13
DQ9
21
DQ10
22
DQ11
131
DQ12
132
DQ13
140
DQ14
141
DQ15
24
DQ16
25
DQ17
30
DQ18
31
DQ19
143
DQ20
144
DQ21
149
DQ22
150
DQ23
33
DQ24
34
DQ25
39
DQ26
40
DQ27
152
DQ28
153
DQ29
158
DQ30
159
DQ31
80
DQ32
81
DQ33
86
DQ34
87
DQ35
199
DQ36
200
DQ37
205
DQ38
206
DQ39
89
DQ40
90
DQ41
95
DQ42
96
DQ43
208
DQ44
209
DQ45
214
DQ46
215
DQ47
98
DQ48
99
DQ49
107
DQ50
108
DQ51
217
DQ52
218
DQ53
226
DQ54
227
DQ55
110
DQ56
111
DQ57
116
DQ58
117
DQ59
229
DQ60
230
DQ61
235
DQ62
236
DQ63
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
50
VSS
65
VSS
66
VSS
79
VSS
82
VSS
85
VSS
88
VSS
91
VSS
94
VSS
97
VSS
VDD051VDD156VDD262VDD372VDD478VDD5
NC/TEST
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
100
103
106
109
112
115
118
121
170
197
191
194
181
175
75
VDD6
VDD7
VDD8
VDD3
VDDQ0
VDDQ153VDDQ259VDDQ364VDDQ4
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
124
127
130
133
136
VSS
139
142
145
148
151
154
157
160
172
187
184
178
VDDQ5
VDDQ6
VDDQ7
VDDQ469VDDQ7
VSS
VSS
VSS
VSS
163
166
169
198
201
238
189
67
CB042CB143CB248CB349CB4
VDDQ8
VDDQ9
VDDSPD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
204
207
210
213
216
219
222
225
N13-2400301-K06 N13-2400351-K06
MEM_MA_CHECK0 7,10
MEM_MA_CHECK1 7,10
MEM_MA_CHECK2 7,10
MEM_MA_CHECK3 7,10
MEM_MA_CHECK4 7,10
MEM_MA_CHECK5 7,10
MEM_MA_CHECK6 7,10
MEM_MA_CHECK7 7,10
MEM_MA_DQS_H0 7,10
MEM_MA_DQS_L0 7,10
MEM_MA_DQS_H1 7,10
MEM_MA_DQS_L1 7,10
MEM_MA_DQS_H2 7,10
MEM_MA_DQS_L2 7,10
MEM_MA_DQS_H3 7,10
MEM_MA_DQS_L3 7,10
MEM_MA_DQS_H4 7,10
MEM_MA_DQS_L4 7,10
MEM_MA_DQS_H5 7,10
MEM_MA_DQS_L5 7,10
MEM_MA_DQS_H6 7,10
MEM_MA_DQS_L6 7,10
MEM_MA_DQS_H7 7,10
MEM_MA_DQS_L7 7,10
MEM_MA_DQS_H8 7,10
MEM_MA_DQS_L8 7,10
MEM_MA_ADD[15..0] 7,10,12
MEM_MA_BANK2 7,10,12
MEM_MA_BANK1 7,10,12
MEM_MA_BANK0 7,10,12
MEM_MA_WE_L 7,10,12
MEM_MA_CAS_L 7,10,12
MEM_MA_RAS_L 7,10,12
MEM_MA_DM[8..0] MEM_MB_DM[8..0]
MEM_MA1_ODT0 7,12
MEM_MA_CKE1 7,12
MEM_MA1_CS_L0 7,12
MEM_MA1_CS_L1 7,12
MEM_MA1_CLK_H0 7,12
MEM_MA1_CLK_L0 7,12
MEM_MA1_CLK_H1 7,12
MEM_MA1_CLK_L1 7,12
MEM_MA1_CLK_H2 7,12
MEM_MA1_CLK_L2 7,12
SMB_MEM_CLK 10,18
SMB_MEM_DATA 10,18
C664
C664
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
MEM_MB_DATA[63..0]7,10
MEM_MA_DM[8..0] 7,10 MEM_MB_DM[8..0] 7,10
VDDR_VREF
MEM_MB_DATA0
MEM_MB_DATA1
MEM_MB_DATA2
MEM_MB_DATA3
MEM_MB_DATA4
MEM_MB_DATA5
MEM_MB_DATA6
MEM_MB_DATA7
MEM_MB_DATA8
MEM_MB_DATA9
MEM_MB_DATA11
MEM_MB_DATA12
MEM_MB_DATA13
MEM_MB_DATA14
MEM_MB_DATA15
MEM_MB_DATA16
MEM_MB_DATA17
MEM_MB_DATA18
MEM_MB_DATA19
MEM_MB_DATA20
MEM_MB_DATA21
MEM_MB_DATA22
MEM_MB_DATA23
MEM_MB_DATA24
MEM_MB_DATA25
MEM_MB_DATA26
MEM_MB_DATA27
MEM_MB_DATA28
MEM_MB_DATA29
MEM_MB_DATA30
MEM_MB_DATA31
MEM_MB_DATA32
MEM_MB_DATA33
MEM_MB_DATA34
MEM_MB_DATA35
MEM_MB_DATA36
MEM_MB_DATA37
MEM_MB_DATA38
MEM_MB_DATA39
MEM_MB_DATA40
MEM_MB_DATA41
MEM_MB_DATA42
MEM_MB_DATA43
MEM_MB_DATA44
MEM_MB_DATA45
MEM_MB_DATA46
MEM_MB_DATA47
MEM_MB_DATA48
MEM_MB_DATA49
MEM_MB_DATA50
MEM_MB_DATA51
MEM_MB_DATA52
MEM_MB_DATA53
MEM_MB_DATA54
MEM_MB_DATA55
MEM_MB_DATA56
MEM_MB_DATA57
MEM_MB_DATA58
MEM_MB_DATA59
MEM_MB_DATA60
MEM_MB_DATA61
MEM_MB_DATA62
MEM_MB_DATA63
DIMM3
DIMM3
55
102
68
19
NC
NC
3
RC118RC0
DQ0
4
DQ1
9
DQ2
10
DQ3
122
DQ4
123
DQ5
128
DQ6
129
DQ7
12
DQ8
13
DQ9
21
DQ10
22
DQ11
131
DQ12
132
DQ13
140
DQ14
141
DQ15
24
DQ16
25
DQ17
30
DQ18
31
DQ19
143
DQ20
144
DQ21
149
DQ22
150
DQ23
33
DQ24
34
DQ25
39
DQ26
40
DQ27
152
DQ28
153
DQ29
158
DQ30
159
DQ31
80
DQ32
81
DQ33
86
DQ34
87
DQ35
199
DQ36
200
DQ37
205
DQ38
206
DQ39
89
DQ40
90
DQ41
95
DQ42
96
DQ43
208
DQ44
209
DQ45
214
DQ46
215
DQ47
98
DQ48
99
DQ49
107
DQ50
108
DQ51
217
DQ52
218
DQ53
226
DQ54
227
DQ55
110
DQ56
111
DQ57
116
DQ58
117
DQ59
229
DQ60
230
DQ61
235
DQ62
236
DQ63
2
VSS
5
VSS
8
VSS
11
VSS
14
VSS
17
VSS
20
VSS
23
VSS
26
VSS
29
VSS
32
VSS
35
VSS
38
VSS
41
VSS
44
VSS
47
VSS
50
VSS
65
VSS
66
VSS
79
VSS
82
VSS
85
VSS
88
VSS
91
VSS
94
VSS
97
VSS
VDD051VDD156VDD262VDD372VDD478VDD5
NC/TEST
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
100
103
106
109
112
115
118
121
170
191
194
181
175
75
VDD6
VDD7
VDD8
VDD3
VDDQ0
VDDQ153VDDQ259VDDQ364VDDQ4
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
124
127
130
133
VSS
136
139
142
145
148
151
154
157
197
172
187
VDDQ5
VDDQ6
VDDQ469VDDQ7
VSS
VSS
VSS
VSS
160
163
166
169
184
VDDQ7
VSS
198
VCC3VCC_DDRVCC3VCC_DDR
238
189
67
178
CB042CB143CB248CB349CB4
VDDQ8
VDDQ9
VDDSPD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
201
VSS
204
207
210
213
216
219
222
225
MEM_MB_CHECK0
MEM_MB_CHECK1
MEM_MB_CHECK2
MEM_MB_CHECK3
MEM_MB_CHECK4
MEM_MB_CHECK5
MEM_MB_CHECK6
MEM_MB_CHECK7
161
162
167
168
CB5
CB6
CB7
7
DQS0
6
DQS0#
16
DQS1
15
DQS1#
28
DQS2
27
DQS2#
37
DQS3
36
DQS3#
84
DQS4
83
DQS4#
93
DQS5
92
DQS5#
105
DQS6
104
DQS6#
114
DQS7
113
DQS7#
46
DQS8
45
DQS8#
188
A0
183
A1
63
A2
182
A3
61
A4
60
A5
180
A6
58
A7
179
A8
177
A9
70
A10_AP
57
A11
176
A12
196
A13
174
A14
173
A15
54
A16/BA2
190
BA1
71
BA0
73
WE#
74
CAS#
192
RAS#
125
DM0/DQS9
126
NC/DQS9#
134
DM1/DQS10
135
NC/DQS10#
146
DM2/DQS11
147
NC/DQS11#
155
DM3/DQS12
156
NC/DQS12#
202
DM4/DQS13
203
NC/DQS13#
211
DM5/DQS14
212
NC/DQS14#
223
DM6/DQS15
224
NC/DQS15#
232
DM7/DQS16
233
NC/DQS16#
164
DM8/DQS17
165
NC/DQS17#
195
ODT0
77
ODT1
52
CKE0
171
CKE1
193
CS0#
76
CS1#
185
CK0(DU)
186
CK0#(DU)
137
CK1(CK0)
138
CK1#(CK0#)
220
CK2(DU)
221
CK2#(DU)
120
SCL
119
SDA
1
VREF
239
SA0
240
SA1
101
SA2
VSS
VSS
VSS
VSS
DDRII-240_ORANGE
DDRII-240_ORANGE
228
231
234
237
ADDRESS: 1010 011
MEM_MB_DQS_H0
MEM_MB_DQS_L0
MEM_MB_DQS_H1
MEM_MB_DQS_L1
MEM_MB_DQS_H2
MEM_MB_DQS_L2
MEM_MB_DQS_H3
MEM_MB_DQS_L3
MEM_MB_DQS_H4
MEM_MB_DQS_L4
MEM_MB_DQS_H5
MEM_MB_DQS_L5
MEM_MB_DQS_H6
MEM_MB_DQS_L6
MEM_MB_DQS_H7
MEM_MB_DQS_L7
MEM_MB_DQS_H8
MEM_MB_DQS_L8
MEM_MB_ADD0
MEM_MB_ADD1
MEM_MB_ADD2
MEM_MB_ADD3
MEM_MB_ADD4
MEM_MB_ADD5
MEM_MB_ADD6
MEM_MB_ADD7
MEM_MB_ADD8
MEM_MB_ADD9
MEM_MB_ADD10
MEM_MB_ADD11
MEM_MB_ADD12
MEM_MB_ADD13
MEM_MB_ADD14
MEM_MB_ADD15
MEM_MB_BANK2
MEM_MB_BANK1
MEM_MB_BANK0
MEM_MB_WE_L
MEM_MB_CAS_L
MEM_MB_RAS_L
MEM_MB_DM0
MEM_MB_DM1
MEM_MB_DM2
MEM_MB_DM3
MEM_MB_DM4
MEM_MB_DM5
MEM_MB_DM6
MEM_MB_DM7
MEM_MB_DM8
MEM_MB1_ODT0
MEM_MB1_CS_L0
MEM_MB1_CS_L1
MEM_MB1_CLK_H0
MEM_MB1_CLK_L0
MEM_MB1_CLK_H1
MEM_MB1_CLK_L1
MEM_MB1_CLK_H2
MEM_MB1_CLK_L2
SMB_MEM_CLK
SMB_MEM_DATA
VDDR_VREF
MEM_MB_CHECK0 7,10
MEM_MB_CHECK1 7,10
MEM_MB_CHECK2 7,10
MEM_MB_CHECK3 7,10
MEM_MB_CHECK4 7,10
MEM_MB_CHECK5 7,10
MEM_MB_CHECK6 7,10
MEM_MB_CHECK7 7,10
MEM_MB_DQS_H0 7,10
MEM_MB_DQS_L0 7,10
MEM_MB_DQS_H1 7,10
MEM_MB_DQS_L1 7,10
MEM_MB_DQS_H2 7,10
MEM_MB_DQS_L2 7,10
MEM_MB_DQS_H3 7,10
MEM_MB_DQS_L3 7,10
MEM_MB_DQS_H4 7,10
MEM_MB_DQS_L4 7,10
MEM_MB_DQS_H5 7,10
MEM_MB_DQS_L5 7,10
MEM_MB_DQS_H6 7,10
MEM_MB_DQS_L6 7,10
MEM_MB_DQS_H7 7,10
MEM_MB_DQS_L7 7,10
MEM_MB_DQS_H8 7,10
MEM_MB_DQS_L8 7,10
MEM_MB_BANK2 7,10,12
MEM_MB_BANK1 7,10,12
MEM_MB_BANK0 7,10,12
MEM_MB_WE_L 7,10,12
MEM_MB_CAS_L 7,10,12
MEM_MB_RAS_L 7,10,12
MEM_MB1_ODT0 7,12
MEM_MB_CKE1 7,12
MEM_MB1_CS_L0 7,12
MEM_MB1_CS_L1 7,12
MEM_MB1_CLK_H0 7,12
MEM_MB1_CLK_L0 7,12
MEM_MB1_CLK_H1 7,12
MEM_MB1_CLK_L1 7,12
MEM_MB1_CLK_H2 7,12
MEM_MB1_CLK_L2 7,12
SMB_MEM_CLK 10,18
SMB_MEM_DATA 10,18
C665
C665
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
PLACE CLOSE TO DIMM PINPLACE CLOSE TO DIMM PIN
MEM_MB_ADD[15..0] 7,10,12
A A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
MICRO-STAR INt'L CO., LTD.
SECOND LOGICAL DDR DIMM
SECOND LOGICAL DDR DIMM
SECOND LOGICAL DDR DIMM
MS-7349
MS-7349
MS-7349
1
of
11 41Monday, May 28, 2007
of
11 41Monday, May 28, 2007
of
11 41Monday, May 28, 2007
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bgc.png)
5
RTT:Place Behind DIMMs
VTT_DDR
RN16
RN16
47R_8P4R/4
MEM_MB_ADD147,10,11
MEM_MB_BANK27,10,11
MEM_MB_ADD127,10,11
D D
C C
MEM_MB_ADD97,10,11
MEM_MA_CKE07,10
MEM_MA_ADD157,10,11
MEM_MA_ADD147,10,11
MEM_MA_BANK27,10,11
MEM_MA_ADD87,10,11
MEM_MA_ADD67,10,11
MEM_MA_ADD57,10,11
MEM_MA_ADD47,10,11
MEM_MB_ADD37,10,11
MEM_MB_ADD17,10,11
MEM_MB_ADD27,10,11
MEM_MA_ADD27,10,11
MEM_MB_RAS_L7,10,11
MEM_MA_ADD07,10,11
MEM_MA_BANK17,10,11
MEM_MA_ADD107,10,11
MEM_MA_WE_L7,10,11
MEM_MB0_ODT07,10
MEM_MA_CAS_L7,10,11
MEM_MA0_ODT07,10
MEM_MB1_ODT07,11
MEM_MA_ADD137,10,11
MEM_MB1_CS_L17,11
MEM_MA1_CS_L17,11
MEM_MB_ADD14
MEM_MB_BANK2
MEM_MB_ADD12
MEM_MB_ADD9
MEM_MA_CKE0
MEM_MA_ADD15
MEM_MA_ADD14
MEM_MA_BANK2
MEM_MA_ADD8
MEM_MA_ADD6
MEM_MA_ADD5
MEM_MA_ADD4
MEM_MB_ADD3
MEM_MB_ADD1
MEM_MB_ADD2
MEM_MA_ADD2
MEM_MB_RAS_L
MEM_MA_ADD0
MEM_MA_BANK1
MEM_MA_ADD10
MEM_MA_WE_L
MEM_MB0_ODT0
MEM_MA_CAS_L
MEM_MA0_ODT0
MEM_MB1_ODT0
MEM_MA_ADD13
MEM_MB1_CS_L1
MEM_MA1_CS_L1
47R_8P4R/4
1
2
3
4
5
6
7
8
RN17
RN17
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN20
RN20
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN22
RN22
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN24
RN24
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN26
RN26
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN57
RN57
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
4
3
2
1
Place Between Processor and DIMMs
VTT_DDR
RN14
RN14
47R_8P4R/4
MEM_MB_ADD117,10,11
MEM_MB_ADD77,10,11
MEM_MB_ADD87,10,11
MEM_MB_ADD67,10,11
MEM_MA_ADD127,10,11
MEM_MA_ADD97,10,11
MEM_MA_ADD117,10,11
MEM_MA_ADD77,10,11
MEM_MB_ADD57,10,11
MEM_MB_ADD47,10,11
MEM_MA_ADD37,10,11
MEM_MA_ADD17,10,11
MEM_MB_ADD07,10,11
MEM_MB_BANK17,10,11
MEM_MB_ADD107,10,11
MEM_MB_BANK07,10,11
MEM_MB1_CS_L07,11
MEM_MB0_CS_L07,10
MEM_MA_BANK07,10,11
MEM_MA_RAS_L7,10,11
MEM_MA_CKE17,11
MEM_MB_CKE17,11
MEM_MB_CKE07,10
MEM_MB_ADD157,10,11
MEM_MB_WE_L7,10,11
MEM_MB_CAS_L7,10,11
MEM_MA1_CS_L07,11
MEM_MA0_CS_L07,10
MEM_MA1_ODT07,11
MEM_MA0_CS_L17,10
MEM_MB_ADD137,10,11
MEM_MB0_CS_L17,10
MEM_MB_ADD11
MEM_MB_ADD7
MEM_MB_ADD8
MEM_MB_ADD6
MEM_MA_ADD12
MEM_MA_ADD9
MEM_MA_ADD11
MEM_MA_ADD7
MEM_MB_ADD5
MEM_MB_ADD4
MEM_MA_ADD3
MEM_MA_ADD1
MEM_MB_ADD0
MEM_MB_BANK1
MEM_MB_ADD10
MEM_MB_BANK0
MEM_MB1_CS_L0
MEM_MB0_CS_L0
MEM_MA_BANK0
MEM_MA_RAS_L
MEM_MA_CKE1
MEM_MB_CKE1
MEM_MB_CKE0
MEM_MB_ADD15
MEM_MB_WE_L
MEM_MB_CAS_L
MEM_MA1_CS_L0
MEM_MA0_CS_L0
MEM_MA1_ODT0
MEM_MA0_CS_L1
MEM_MB_ADD13
MEM_MB0_CS_L1
47R_8P4R/4
1
2
3
4
5
6
7
8
RN18
RN18
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN21
RN21
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN23
RN23
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN25
RN25
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN15
RN15
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN28
RN28
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
RN56
RN56
47R_8P4R/4
47R_8P4R/4
1
2
3
4
5
6
7
8
MEM_MA_ADD15
MEM_MA_ADD14
MEM_MA_ADD13
MEM_MA_ADD12
MEM_MA_ADD11
MEM_MA_ADD10
MEM_MA_ADD9
MEM_MA_ADD8
MEM_MA_ADD7
MEM_MA_ADD6
MEM_MA_ADD5
MEM_MA_ADD4
MEM_MA_ADD3 MEM_MB_ADD3
MEM_MA_ADD2
MEM_MA_ADD1
MEM_MA_ADD0
MEM_MA_CAS_L
MEM_MA_WE_L
MEM_MA_RAS_L
MEM_MA_BANK2
MEM_MA_BANK1
MEM_MA_BANK0
MEM_MA1_CLK_H27,11
MEM_MA1_CLK_L27,11
MEM_MA1_CLK_H17,11
MEM_MA1_CLK_L17,11
MEM_MA1_CLK_H07,11
MEM_MA1_CLK_L07,11
22pf/50V/NPO/4C446 22pf/50V/NPO/4C446
22pf/50V/NPO/4C441 22pf/50V/NPO/4C441
22pf/50V/NPO/4C479 22pf/50V/NPO/4C479
22pf/50V/NPO/4C445 22pf/50V/NPO/4C445
22pf/50V/NPO/4C449 22pf/50V/NPO/4C449
22pf/50V/NPO/4C476 22pf/50V/NPO/4C476
22pf/50V/NPO/4C455 22pf/50V/NPO/4C455
22pf/50V/NPO/4C459 22pf/50V/NPO/4C459
22pf/50V/NPO/4C452 22pf/50V/NPO/4C452
22pf/50V/NPO/4C465 22pf/50V/NPO/4C465
22pf/50V/NPO/4C460 22pf/50V/NPO/4C460
22pf/50V/NPO/4C464 22pf/50V/NPO/4C464
22pf/50V/NPO/4C467 22pf/50V/NPO/4C467
22pf/50V/NPO/4C468 22pf/50V/NPO/4C468
22pf/50V/NPO/4C471 22pf/50V/NPO/4C471
22pf/50V/NPO/4C474 22pf/50V/NPO/4C474
22pf/50V/NPO/4C475 22pf/50V/NPO/4C475
22pf/50V/NPO/4C478 22pf/50V/NPO/4C478
22pf/50V/NPO/4C477 22pf/50V/NPO/4C477
22pf/50V/NPO/4C451 22pf/50V/NPO/4C451
22pf/50V/NPO/4C472 22pf/50V/NPO/4C472
22pf/50V/NPO/4C473 22pf/50V/NPO/4C473
MEM_MA1_CLK_H2
MEM_MA1_CLK_L2
MEM_MA1_CLK_H1
MEM_MA1_CLK_L1
MEM_MA1_CLK_H0
MEM_MA1_CLK_L0
VCC_DDR
C238
C238
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C529
C529
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C534
C534
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
MEM_MB_ADD15
MEM_MB_ADD14
MEM_MB_ADD13
MEM_MB_ADD12
MEM_MB_ADD11
MEM_MB_ADD10
MEM_MB_ADD9
MEM_MB_ADD8
MEM_MB_ADD7
MEM_MB_ADD6
MEM_MB_ADD5
MEM_MB_ADD4
MEM_MB_ADD2
MEM_MB_ADD1
MEM_MB_ADD0
MEM_MB_CAS_L
MEM_MB_WE_L
MEM_MB_RAS_L
MEM_MB_BANK2
MEM_MB_BANK1
MEM_MB_BANK0
MEM_MA0_CLK_H27,10
MEM_MA0_CLK_L27,10
MEM_MA0_CLK_H17,10
MEM_MA0_CLK_L17,10
MEM_MA0_CLK_H07,10
MEM_MA0_CLK_L07,10
22pf/50V/NPO/4C101 22pf/50V/NPO/4C101
22pf/50V/NPO/4C95 22pf/50V/NPO/4C95
22pf/50V/NPO/4C160 22pf/50V/NPO/4C160
22pf/50V/NPO/4C98 22pf/50V/NPO/4C98
22pf/50V/NPO/4C100 22pf/50V/NPO/4C100
22pf/50V/NPO/4C142 22pf/50V/NPO/4C142
22pf/50V/NPO/4C109 22pf/50V/NPO/4C109
22pf/50V/NPO/4C103 22pf/50V/NPO/4C103
22pf/50V/NPO/4C107 22pf/50V/NPO/4C107
22pf/50V/NPO/4C116 22pf/50V/NPO/4C116
22pf/50V/NPO/4C105 22pf/50V/NPO/4C105
22pf/50V/NPO/4C120 22pf/50V/NPO/4C120
22pf/50V/NPO/4C111 22pf/50V/NPO/4C111
22pf/50V/NPO/4C118 22pf/50V/NPO/4C118
22pf/50V/NPO/4C124 22pf/50V/NPO/4C124
22pf/50V/NPO/4C132 22pf/50V/NPO/4C132
22pf/50V/NPO/4C133 22pf/50V/NPO/4C133
22pf/50V/NPO/4C150 22pf/50V/NPO/4C150
22pf/50V/NPO/4C147 22pf/50V/NPO/4C147
22pf/50V/NPO/4C102 22pf/50V/NPO/4C102
22pf/50V/NPO/4C125 22pf/50V/NPO/4C125
22pf/50V/NPO/4C130 22pf/50V/NPO/4C130
MEM_MA0_CLK_H2
MEM_MA0_CLK_L2
MEM_MA0_CLK_H1
MEM_MA0_CLK_L1
MEM_MA0_CLK_H0
MEM_MA0_CLK_L0
VCC_DDR
C165
C165
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C54
C54
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C113
C113
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
MEM_MB1_CLK_H27,11
B B
MEM_MB1_CLK_L27,11
MEM_MB1_CLK_H17,11
MEM_MB1_CLK_L17,11
MEM_MB1_CLK_H07,11
VTT_DDR
0.1uf/10V/X7R/4
C121
C121
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
5
0.1uf/10V/X7R/4
C183
C183
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C129
C129
C115
C115
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C180
C180
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C123
C123
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C110
C110
C108
C108
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C106
C106
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
VCC_DDR
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
C193
C193
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
VTT_DDR
C234
C234
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
4
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C184
C184
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
C228
C228
C176
C176
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
C153
C153
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C233
C233
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C226
C226
C164
C164
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
C152
C152
C231
C231
VCC_DDR
3
C131
C131
C232
C232
X_0.1uf/10V/X7R/4
X_0.1uf/10V/X7R/4
MEM_MB1_CLK_L07,11
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C126
C127
C127
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
VTT_DDR
A A
C178
C178
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C126
0.1uf/10V/X7R/4
0.1uf/10V/X7R/4
C172
C172
MEM_MB1_CLK_H2
MEM_MB1_CLK_L2
MEM_MB1_CLK_H1
MEM_MB1_CLK_L1
MEM_MB1_CLK_H0
MEM_MB1_CLK_L0
2
C273
C273
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C161
C161
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C533
C533
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet
MEM_MB0_CLK_H27,10
MEM_MB0_CLK_L27,10
MEM_MB0_CLK_H17,10
MEM_MB0_CLK_L17,10
MEM_MB0_CLK_H07,10
MEM_MB0_CLK_L07,10
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
DDR II Termination
DDR II Termination
DDR II Termination
MEM_MB0_CLK_H2
MEM_MB0_CLK_L2
MEM_MB0_CLK_H1
MEM_MB0_CLK_L1
MEM_MB0_CLK_H0
MEM_MB0_CLK_L0
MS-7349
MS-7349
MS-7349
1
12 41Monday, May 28, 2007
12 41Monday, May 28, 2007
12 41Monday, May 28, 2007
C163
C163
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C65
C65
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
C117
C117
1.5pf/50V/NPO/4
1.5pf/50V/NPO/4
of
1.0
1.0
1.0
![](/html/d2/d248/d248d2fdd6bcac1c5a83484d9df0b910617b72c7a7342f066a6d77bc14c5f5ae/bgd.png)
5
4
3
2
1
NF-7050SE-630A-A2 (MCP68PV) : B01-MCP6815-N08
NF-7025-630A-A2 (MCP68S) : B01-MCP6825-N08
NF-7050-630A-A2 (MCP68PVNT) : B01-MCP6835-N08
U14A
U14A
PBGA692
PBGA692
CADOP[0..15]6
D D
CADON[0..15]6
C C
VCC1_2HT
VCC1.2
2.2uF/6.3V/X5R/6_B
2.2uF/6.3V/X5R/6_B
R341 150R/1%/4R341 150R/1%/4
R342 150R/1%/4_BR342 150R/1%/4_B
R341 , R342
Within 600 mils of MCP68
CP37CP37
width 12 mil
C488
C488
R126
R126
300R/4
300R/4
VCC_DDR
R127
R127
300R/4
300R/4
VCC_DDR
R135
R135
0R/4
B B
PROCHOT#6
CPU_THRIP#6
0R/4
5/10/10
CADOP[0..15]
CADON[0..15]
CLKOP06
CLKON06
CLKOP16
CLKON16
CTLOP06
CTLON06
CTLOP16
CTLON16
1.2V_PLL_CPU_HT
C542
C542
0.1uf/10V/X7R/4_B
0.1uf/10V/X7R/4_B
HT_MCP_COMP_VDD
HT_MCP_COMP_GND
CADOP0
CADOP1
CADOP2
CADOP3
CADOP4
CADOP5
CADOP6
CADOP7
CADOP8
CADOP9
CADOP10
CADOP11
CADOP12
CADOP13
CADOP14
CADOP15
CADON0
CADON1
CADON2
CADON3
CADON4
CADON5
CADON6
CADON7
CADON8
CADON9
CADON10
CADON11
CADON12
CADON13
CADON14
CADON15
CLKOP0
CLKON0
CLKOP1
CLKON1
CTLOP0
CTLON0
CTLOP1
CTLON1 CTLIN1
PROCHOT_SB#
CPU_THRIP#
VCC3_PLL1.2V_PLL_CPU_HT
70
0.1uf/10V/X7R/4_B
0.1uf/10V/X7R/4_B
AJ10
AG12
AG13
AK13
AJ14
AB10
AD10
AF10
AC12
AB11
AB13
AF14
AE14
AH10
AH12
AH13
AJ13
AH14
AC10
AE10
AG10
AD12
AC11
AB12
AG14
AD14
AJ11
AH11
AE12
AF12
AJ15
AH15
AB14
AC14
AC15
AB15
12
C543
C543
AG8
AG9
AK9
AH8
AH9
AJ9
AB9
AB8
AD8
AE8
HT_MCP_RXD0_P
HT_MCP_RXD1_P
HT_MCP_RXD2_P
HT_MCP_RXD3_P
HT_MCP_RXD4_P
HT_MCP_RXD5_P
HT_MCP_RXD6_P
HT_MCP_RXD7_P
HT_MCP_RXD8_P
HT_MCP_RXD9_P
HT_MCP_RXD10_P
HT_MCP_RXD11_P
HT_MCP_RXD12_P
HT_MCP_RXD13_P
HT_MCP_RXD14_P
HT_MCP_RXD15_P
HT_MCP_RXD0_N
HT_MCP_RXD1_N
HT_MCP_RXD2_N
HT_MCP_RXD3_N
HT_MCP_RXD4_N
HT_MCP_RXD5_N
HT_MCP_RXD6_N
HT_MCP_RXD7_N
HT_MCP_RXD8_N
HT_MCP_RXD9_N
HT_MCP_RXD10_N
HT_MCP_RXD11_N
HT_MCP_RXD12_N
HT_MCP_RXD13_N
HT_MCP_RXD14_N
HT_MCP_RXD15_N
HT_MCP_RX_CLK0_P
HT_MCP_RX_CLK0_N
HT_MCP_RX_CLK1_P
HT_MCP_RX_CLK1_N
HT_MCP_RXCTL0_P
HT_MCP_RXCTL0_N
RESERVED35
RESERVED36
HT_MCP_COMP_VDD
HT_MCP_COMP_GND
PROCHOT/GPIO20#
THERMTRIP/GPIO58#
+1.2V_PLL_CPU_HT
+3.3V_PLL_CPU
Solder Side
MCP68
MCP68
SEC 1 OF 8
SEC 1 OF 8
HT_MCP_TXD0_P
HT_MCP_TXD1_P
HT_MCP_TXD2_P
HT_MCP_TXD3_P
HT_MCP_TXD4_P
HT_MCP_TXD5_P
HT_MCP_TXD6_P
HT_MCP_TXD7_P
HT_MCP_TXD8_P
HT_MCP_TXD9_P
HT_MCP_TXD10_P
HT_MCP_TXD11_P
HT_MCP_TXD12_P
HT_MCP_TXD13_P
HT_MCP_TXD14_P
HT_MCP_TXD15_P
HT_MCP_TXD0_N
HT_MCP_TXD1_N
HT_MCP_TXD2_N
HT_MCP_TXD3_N
HT_MCP_TXD4_N
HT_MCP_TXD5_N
HT_MCP_TXD6_N
HT_MCP_TXD7_N
HT_MCP_TXD8_N
HT_MCP_TXD9_N
HT_MCP_TXD10_N
HT_MCP_TXD11_N
HT_MCP_TXD12_N
HT_MCP_TXD13_N
HT_MCP_TXD14_N
HT_MCP_TXD15_N
HT_MCP_TX_CLK0_P
HT_MCP_TX_CLK0_N
HT_MCP_TX_CLK1_P
HT_MCP_TX_CLK1_N
HT_MCP_TXCTL0_P
HT_MCP_TXCTL0_N
RESERVED33
RESERVED34
HT_MCP_REQ#
HT_MCP_STOP#
HT_MCP_RST#
HT_MCP_PWRGD
CLKOUT_200MHZ_P
CLKOUT_200MHZ_N
CPU_SBVREF
CLKOUT_25MHZ
CLK200_TERM_GND
CADIP0
AH23
CADIP1
AH22
CADIP2
AJ21
CADIP3
AH21
CADIP4
AH19
CADIP5
AH18
CADIP6
AJ17
CADIP7
AH17
CADIP8
AF22
CADIP9
AB20
CADIP10
AC20
CADIP11
AE20
CADIP12
AD18
CADIP13
AF18
CADIP14
AB17
CADIP15
AC16
CADIN0
AJ23
CADIN1
AJ22
CADIN2
AK21
CADIN3
AG21
CADIN4
AJ19
CADIN5
AJ18
CADIN6
AK17
CADIN7
AG17
CADIN8
AG22
CADIN9
AB19
CADIN10
AD20
CADIN11
AF20
CADIN12
AE18
CADIN13
AG18
CADIN14
AB16
CADIN15
AD16
AH20
AG20
AC18
AB18
AH16
AG16
AE16
AF16
AH25
AH24
AG23
AG24
AK25
AJ25
AF24
AK26
AJ26
R171
Within 1000 mils of MCP68
CLKIP0
CLKIN0
CLKIP1
CLKIN1
CTLIP0
CTLIN0
CTLIP1
HT_MCP_REQ#
-LDTSTOP
-LDT_RST
CPU_GD
CPUCLKO_H
CPUCLKO_L
5/5/20
CLKOUT25Mhz
CLK200_TERM_GND
5/10/10
MCP68 NC
MCP78
CADIP[0..15]
CADIN[0..15]
C498
Within 500 mils of MCP68
CADIP[0..15] 6
CADIN[0..15] 6
CLKIP0 6
CLKIN0 6
CLKIP1 6
CLKIN1 6
CTLIP0 6
CTLIN0 6
CTLIP1 6
CTLIN1 6
-LDTSTOP 6
-LDT_RST 6
CPU_GD 6
CPUCLKO_H 6
CPUCLKO_L 6
width 8 mil
0.1uf/10V/X7R/4_B
0.1uf/10V/X7R/4_B
R171
R171
X_2.37K/1%/4
X_2.37K/1%/4
C663
C663
4.7uf/10V/Y5V/8
4.7uf/10V/Y5V/8
MCP68 4.7u
MCP78
3VDUAL
C498
C498
R167
R167
10K/4
10K/4
MCP68 10K
MCP78
VCC1.2
Solder Side
A A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
Date: Sheet
2
MCP68PV/78-HT
MCP68PV/78-HT
MCP68PV/78-HT
MS-7349
MS-7349
MS-7349
1.0
1.0
1.0
of
13 41Monday, May 28, 2007
of
13 41Monday, May 28, 2007
of
13 41Monday, May 28, 2007
1