1
COVER SHEET
BLOCK DIAGRAM
CLOCK MAP
POWER MAP
1
MS-7231 (MS-6410)
2
3
4
CPU:
Version 2.1
(0908)
Intel LGA775 Conroe
GPIO & JUMPER SETTING
Intel LGA775-CPU
VRM11 Intersil 6326 4Phase
Intel Lakeport -GMCH
DDR II DIMM 1and DIMM2 1 & 2
PCI-E X1 + PCI Slot
5
6-8
9
10-13
14-16
17
System Chipset:
Intel Lakeport - GMCH (North Bridge)
Intel ICH7(South Bridge)
On Board Chipset:
VGA CONNECTOR
Clock Generator - ICS954119
18
19
BIOS -- FWH FLASH 4Mb
HD AUDIO CODEC(ALC888)
ICH7
A A
CH7021 & TV-OUT CONNECTORS
FWH
20-22
23
24
LPC Super I/O -- W83627EHF
LAN -- 82541PI/GI or 82562EZ
1394 -- VIA VT-6307
Clock Generator - ICS954119
VIA VT-6307
USB CONNECTORS
25
26
DVI Transmitter -- Chrontel CH7307
SDTV/HDTV ENCODER -- Chrontel CH7021
HD AUDIO CODEC(ALC 888)
SIO-W83627EHF & KB/MS
ATX,F_ PANEL
IDE, SATA & FAN CONTROL
MS7 ACPI Controller
CH7307 & DVI CONNECTOR
82541PI/GI & RJ45 CONNECTOR
Auto BOM manual
PWOK MAP
History
27
28
29
30
31
32
33
34
35
36
Main Memory:
DDR II * 2 (Max 2GB)
Expansion Slots:
PCI EXPRESS X1 + PCI 2.3 SLOT * 1
Intersil PWM:
Controller:
1
ISL6326CR
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MSI
<Or gAddr1>
<Or gAddr1>
<Or gAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
MICRO-STAR INt'L CO., LTD.
COVER SHEET
COVER SHEET
COVER SHEET
MS-7231
MS-7231
MS-7231
of
of
of
13 6 Tuesday, September 19, 2006
13 6 Tuesday, September 19, 2006
13 6 Tuesday, September 19, 2006
21
21
21
1
2
3
4
5
VRM 11
A A
Intersil 6326
Intel LGA775 Processor
Block Diagram
4-Phase PWM
FSB
533/800/1066
S-VEDIO &
TV-OUT
CH7021
CH7307 DVII OUT
Analog
SDVOC
SDVOB
RGB
Lakeport
945G
64bit
DDRII
533/667
Video Out
B B
UltraDMA
33/66/100
DMI
IDE Primary
SATA
SATA 0~1
USB
USB Port 0~7
AC'97 / Azalia
ICH7
PCI Express x1
33MHz@16.5MB/s
LPC Bus
2 DDR
II
DIMM
Modules
LCI BUS
PCI BUS
CO-LAYOUT
82541PI/GI(PCI BUS)
82562EZ(LCI BUS)
VT6307
IEEE-1394
PCI-E X1 + PCI Slot
Azalia Codec
C C
ALC888
LPC SIO
Winbond
83627EHF
Flash
Keyboard
Serial port *2
Mouse
D D
MICRO-START INT'L CO.,LTD.
MICRO-START INT'L CO.,LTD.
Title
Title
Title
BLOCK DIAGRAM
BLOCK DIAGRAM
BLOCK DIAGRAM
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
A3
A3
A3
Date: Sheet of
Date: Sheet of
1
2
3
4
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-7231 21
MS-7231 21
MS-7231 21
23 6 Tuesday, September 19, 2006
23 6 Tuesday, September 19, 2006
23 6 Tuesday, September 19, 2006
5
N_DDR2_B
5
4
3
2
1
HCLK
CLOCK MAP
D D
MCHCLK
PE_100M
DOTCLK
LGA775
Lakeport
MCH
P_DDR0_A
N_DDR0_A 200MHz/266MHz/333MHz
P_DDR1_A
N_DDR1_A
P_DDR2_A
N_DDR2_A 200MHz/266MHz/333MHz
P_DDR0_B
N_DDR0_B
P_DDR1_B
N_DDR1_B
P_DDR2_B
N_DDR2_B
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
200MHz/266MHz/333MHz
DDRII
DIMM1
DDRII
DIMM2
ICS954119
ICHCLK
Clock
Generator
C C
SATACLK
USB48MHz
ICH14.318MHz
SIO48MHz
ICH7
W83627EHF
24MHz
ALC888 Azalia
32.768MHz
LPC IO
SIO_PCLK
33MHz
1394_PCLK
33MHz
B B
LAN_PCLK
33MHz
VT6307
1394
LAN 82541/82562
SIO_PCLK
33MHz
FWH
FWH_PCLK
33MHz
PCICLK
A A
5
0/1
33MHz
PCIE 0/1
100MHz
PCI &
Express
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MSI
CLOCK MAP
CLOCK MAP
CLOCK MAP
MS-7231
MS-7231
MS-7231
21
21
33 6 Tuesday, September 19, 2006
33 6 Tuesday, September 19, 2006
1
33 6 Tuesday, September 19, 2006
21
of
of
of
5
POWER MAP
4
3
2
1
D D
C C
B B
ATX POWER
+12V +5V +3.3V +5VSB
MSI
ACPI
Controller
9.9*1.8/5/0.8 = 4.45A
5VDIMM
MS - 7
25.8*1.5/5/0.8 = 9.52A
VCC5
3.775A
VCC3_SB VTT_DDR
MSI
V_1P5_CORE
MSI
V_1P05_CORE
MSI
V_FSB_VTT
MSI
LINEAR
W83310DS
MS6 +
MS6 +
LINEAR
8.7+1.2 = 9.9A
VCC_DDR
25.38A
6.2A
6.2A
PCI_E1
VCC3_SB 0.375A
12V
0.5A
5V 0A
3.3V 3A
125A 5.3A
1.2A
LGA775 VRM 11
Lakeport
4A
8.7A
17.87A
1.31A
1.31A
1.2A
MCH
13.8A + 1.5A
= 15.3A
4.7A
DDR2 X 2
1.2A
TBD (2.57A)
1.31A
ICH7
0.7A
14mA
0.9A
PCI1
VCC3_SB 0.375A
3.3V 3.8A
5V
2.5A
12V
0.25A
-12V 0.1A
INTEL
82562/82541
VLAN25
VLAN12
5VDUAL
A A
5
4A
4
4.0A
USB
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MSI
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
3
2
Date: Sheet
POWER MAP
POWER MAP
POWER MAP
MS-7231
MS-7231
MS-7231
1
21
21
43 6 Tuesday, September 19, 2006
43 6 Tuesday, September 19, 2006
43 6 Tuesday, September 19, 2006
21
of
of
of
8
7
6
5
4
3
2
1
ICH7
GPIO Alt Func Pin I/O/NC Power PU SMI Tol Default Signal Name or status
GPIO[0] BM_BUSY# AB18 I/O Vcc3p3 N Y 5 Input pull high VCC3
GPIO[1] PCIREQ[5]# C8 I/O V5REF N Y 5 Input PREQ#5
GPIO[2] PIRQE# G8 I/OD V5REF N Y 5 Input PIRQ#E
GPIO[3] PIRQF# F7 I/OD V5REF N Y 5 Input PIRQ#F
GPIO[4] PIRQG# F8 I/OD V5REF N Y 5 Input PIRQ#G
D D
GPIO[5] PIRQH# G7 I/OD V5REF N Y 5 Input PIRQ#H
FWH
GPIO Pin# Power Tol Signal Name
FPGI[0] 6 Main 3.3 pull-down
FPGI[1] 5 Main 3.3 pull-down
FPGI[2] 4 Main 3.3 pull-down
FPGI[3] 3 Main 3.3 pull-down
FPGI[4] 30 Main 3.3 pull-down GPIO[6] ATADET0 AC21 I/O Vcc3p3 N Y 3.3 Input ATADET0
GPIO[7] GPI7 AC18 I/O Vcc3p3 N Y 3.3 Input pull high VCC3
GPIO[8] SIO_PME# E21 I/O VccSus3p3 N Y 3.3 Input SIO_PME# pull high VCC3_SB
PCI Config.
GPIO[9] unmuxed E20 I/O VccSus3p3 N Y 3.3 Input pull high VCC3_SB
GPIO[10] unmuxed A20 I/O VccSus3p3 N Y 3.3 Input pull high VCC3_SB
DEVICE
GPIO[11] SMBALERT# B23 I/O VccSus3p3 N Y 3.3 Input pull high VCC3_SB
GPIO[12] unmuxed F19 I/O VccSus3p3 N Y 3.3 Input pull high VCC3_SB
GPIO[13] unmuxed E19 I/O VccSus3p3 N Y 3.3 Input pull high VCC3_SB
GPIO[14] ADT7467_ALERT R4 I/O VccSus3p3 N Y 3.3 Input pull high VCC3_SB
GPIO[15] unmuxed E22 I/O VccSus3p3 N Y 3.3 Input pull high VCC3_SB
GPIO[16] unmuxed AC22 I/O Vcc3p3 N N 3.3 0 NC
GPIO[17] PCIGNT[5]# D8 I/O Vcc3p3 N N 3.3 N/A NC
PCI-SLOT1
GPIO[18] unmuxed AC20 I/O Vcc3p3 N N 3.3 1 NC
GPIO[19] SATA1GP AH18 I/O Vcc3p3 N N 3.3 Input pull high VCC3
GPIO[20] unmuxed AF21 I/O Vcc3p3 N N 3.3 1 NC
GPIO[21] SATA0GP AF19 I/O Vcc3p3 N N 3.3 Input pull high VCC3
C C
GPIO[22] PCIREQ[4]# A13 I/O Vcc3p3 N N 3.3 Input PREQ#4
PCI-SLOT2
GPIO[23] LDRQ1# AA5 I/O Vcc3p3 N N 3.3 Input pull high VCC3
GPIO[24] unmuxed R3 I/O VccSus3p3 N N 3.3 No Change NC
GPIO[25] unmuxed D20 I/O VccSus3p3 Y N 3.3 1 NC
GPIO[26] unmuxed A21 I/O VccSus3p3 N N 3.3 0 NC
GPIO[27] unmuxed B21 I/O VccSus3p3 N N 3.3 0 NC
82541GI
82562EZ
GPIO[28] unmuxed E23 I/O VccSus3p3 N N 3.3 0 NC
GPIO[29] OC#2 C3 I/O VccSus3p3 N N 3.3 Input OC#5
GPIO[30] OC#2 A2 I/O VccSus3p3 N N 3.3 Input OC#6
GPIO[31] OC#2 B3 I/O VccSus3p3 N N 3.3 Input OC#7
GPIO[32] CLEAR_CMOS# AG18 I/O Vcc3p3 N N 3.3 1 CLEAR_CMOS#, ONLY pull high VCC3
GPIO[33] BIOS_WP# AC19 I/O Vcc3p3 N N 3.3 1 BIOS_WP#
GPIO[34] unmuxed U2 I/O Vcc3p3 N N 3.3 0 NC
GPIO[35] unmuxed AD21 I/O Vcc3p3 N N 3.3 1 NC
GPIO[36] SATA2GP AH19 I/O Vcc3p3 N N 3.3 Input pull high VCC3
GPIO[37] SATA3GP AE19 I/O Vcc3p3 N N 3.3 Input pull high VCC3
GPIO[38] unmuxed AD20 I/O Vcc3p3 N N 3.3 Input pull high VCC3
B B
GPIO[39] unmuxed AE20 I/O Vcc3p3 N N 3.3 Input pull high VCC3
GPIO[48] GNT4# A14 I/O Vcc3p3 N N 3.3 N/A GNT4#
GPIO[49] CPUPWRGD AG24 I/O V_CPU_IO N N CPU N/A H_PWRGD
GPI[15..0] can configured to cause a SMI# or SCI.
Following are the GPIOs that need to be terminated properly if not used:
GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused.
GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.
SIGNAL DEVICE
PCIRST_SLT#
PCIRST#1
PLTRST#
PCIRST_ICH6#
HD_RST#
H_CPURST#
SMBCLK, SMBDATA DDR2, PCIEX1, CLKGEN, ICH7, PCI SLOT, GIGA LAN, ADT7464, MS-7
DDRII DIMM Config.
DIMM 1
SIO W83627EHF
PIN NAME NOTES
GPIO43
GPIO33
GPIO45
A A
GPIO35
GPIO50
71
89
69
86
110
USAGE
unused
unused
unused
unused
unused
Input/Output PIN#
OUTPUT OD
OUTPUT OD
OUTPUT OD
OUTPUT OD
OUTPUT
JUMPER SETTING
JBAT1
Note: FWH GPs should only be used for static options,
do not put dynamic nets on these
MCP1 INT Pin
PIRQ#B
PIRQ#C
PIRQ#D
PIRQ#A
PIRQ#C
PIRQ#D
PIRQ#A
PIRQ#B
PIRQ#C
PCIE SLOT,CH7307,CH7021
LAN-82541PI/GI,VT6307
MCH, FWH, SIO
MS-7,PCI-SLOT
IDE1
CPU
CLOCK DEVICE ADDRESS
MCLK_A0/MCLK_A#0
A0H
MCLK_A1/MCLK_A#1
MCLK_A2/MCLK_A#2
MCLK_B0/MCLK_B#0
A4H
MCLK_B1/MCLK_B#1 DIMM 2
MCLK_B2/MCLK_B#2
(1-2)NORMAL
REQ#/GNT#
PREQ#3 PIRQ#E 1394
PGNT#3
PREQ#0
PGNT#0
PREQ#4
PGNT#4
PREQ#2
PGNT#2
(2-3)CLEAR
IDSEL
AD19
AD16
AD20
AD18
CLOCK
1394_PCLK
PCI_CLK0
PCI_CLK1
LAN_PCLK
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
8
7
6
5
4
3
Date: Sheet
2
GPIO MAP
GPIO MAP
GPIO MAP
MS-7231
MS-7231
MS-7231
21
21
21
of
of
of
53 6 Tuesday, September 19, 2006
53 6 Tuesday, September 19, 2006
53 6 Tuesday, September 19, 2006
1
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MSI
Title
Title
8
7
6
5
4
3
2
1
TP35TP35
TP36TP36
AN4
AN3
AN6
AN5
VSS_SENSE
VCC_SENSE
VSS_MB_REGULATION
VCC_MB_REGULATION
D13#
D12#D8D11#
D10#
D9#
B12
B10
A11
C11
H_D#13
H_D#9
H_D#12
H_D#10
H_D#11
R347 X_1KR R347 X_1KR
C412
C412
X_C10U16Y1206
X_C10U16Y1206
VID6
AM5
AJ3
AK3
ITP_CLK1
ITP_CLK0
D8#
D7#A7D6#B7D5#B6D4#A5D3#C6D2#A4D1#C5D0#
A10
H_D#4
H_D#5
H_D#8
H_D#6
H_D#7
H_D#3
VID5
VID4
AL4
AK4
VID6#
VID5#
VID4#
GTLREF_SEL
CS_GTLREF
LINT0/INTR
H_D#2
H_D#1
CPU SIGNAL BLOCK
D D
H_DBI#[0..3] 10
CPU_GTLREF2 7
7
TP17TP17
TP37TP37
C C
TP18TP18
V_FSB_VTT
TP26TP26 R364 680R R364 680R
TP31TP31
TP33TP33
CPU_GTLREF3 7
7
TP38TP38
B B
TP34TP34
R373
R373
1KR
1KR
Q19Q19
H_FSBSEL1
A A
TRMTRIP# 20
H_PROCHOT# 7
R320 51R0402 R320 51R0402
H_FSBSEL1 7,12,19
H_D#[0..63] 10
VCCP
R384
R384
X_4.7KR
X_4.7KR
H_IERR# 7
7
H_FERR# 7,20
H_STPCLK# 20
H_INIT# 20
H_DBSY# 10
H_DRDY# 10
H_TRDY# 10
H_ADS# 10
H_LOCK# 10
H_BNR# 10
H_HIT# 10
H_HITM# 10
H_BPRI# 10
H_DEFER# 10
CPU_TMPA 30
VTIN_GND 30
H_IGNNE# 20
ICH_H_SMI# 20
H_A20M# 20
CPU_GTLREF3
H_FSBSEL0 7,12,19
H_FSBSEL2 7,12,19
H_PWRGD 7,20
H_CPURST# 7,10
H_DBI#0
H_DBI#1
H_DBI#2
H_DBI#3
CPU_GTLREF2
H_IERR#
H_TDI
H_TDO
H_TMS
H_TRST#
H_TCK
H_TESTHI13
R375
R375
X_0N_R0402MS
X_0N_R0402MS
H_D#63
H_D#62
H_D#61
H_D#60
H_D#59
H_D#58
H_D#57
H_D#56
H_D#55
H_D#54
H_A#[3..31] 10
G11
D19
C20
AB2
AB3
AD3
AD1
AF1
AC1
AG1
AE1
AL1
AK1
AE8
AL2
AH2
AE6
G10
D16
A20
AA2
G29
H30
G30
G23
B22
A22
A19
B19
B21
C21
B18
A17
B16
C18
A8
F2
R3
M3
P3
H4
B2
C1
E3
D2
C3
C2
D4
E4
G8
G7
M2
N2
P2
K3
L2
N5
C9
Y1
V2
N1
U10A
U10A
DBI0#
DBI1#
DBI2#
DBI3#
EDRDY#
IERR#
MCERR#
FERR#/PBE#
STPCLK#
BINIT#
INIT#
RSP#
DBSY#
DRDY#
TRDY#
ADS#
LOCK#
BNR#
HIT#
HITM#
BPRI#
DEFER#
TDI
TDO
TMS
TRST#
TCK
THERMDA
THERMDC
THERMTRIP#
GND/SKTOCC#
PROCHOT#
IGNNE#
SMI#
A20M#
TESTI_13
RSVD
RESERVED0
RESERVED1
RESERVED2
RESERVED3
RESERVED4
RESERVED5
BOOTSELECT
LL_ID0
LL_ID1
BSEL0
BSEL1
BSEL2
PWRGOOD
RESET#
D63#
D62#
D61#
D60#
D59#
D58#
D57#
D56#
D55#
D54#
B15
H_D#53
D53#
D52#
C14
H_D#52
D51#
A14
C15
H_D#50
H_D#51
D50#
D49#
D17
H_D#49
AJ6
AJ5
A35#
D48#
D20
G22
H_D#48
H_D#47
AH5
A34#
A33#
D47#
D46#
D22
H_D#46
H_A#31
AH4
AG5
A32#
D45#
E22
G21
H_D#45
H_D#44
H_A#30
AG4
A31#
A30#
D44#
D43#
F21
H_D#43
H_A#29
H_A#28
AG6
AF4
A29#
D42#
F20
E21
H_D#42
H_D#41
H_A#27
AF5
A28#
A27#
D41#
D40#
E19
H_D#40
H_A#26
H_A#25
AB4
AC5
A26#
D39#
F18
E18
H_D#38
H_D#39
H_A#24
AB5
A25#
A24#
D38#
D37#
F17
H_D#37
H_A#22
H_A#23
AA5
AD6
A23#
D36#
G17
G18
H_D#36
H_D#35
H_A#21
AA4
A22#
A21#
D35#
D34#
E16
H_D#34
H_A#20
H_D#33
H_A#19
H_A#17
H_A#18
A20#Y4A19#Y6A18#W6A17#
D33#
D32#
D31#
E15
G16
G15
H_D#32
H_D#30
H_D#31
H_A#14
H_A#13
H_A#12
H_A#16
H_A#15
AB6
A16#W5A15#V4A14#V5A13#U4A12#U5A11#T4A10#
D30#
D29#
D28#
D27#
D26#
F15
F14
E13
G14
G13
H_D#25
H_D#28
H_D#27
H_D#29
H_D#26
D25#
D13
H_A#10
H_A#11
U6
D24#
D23#
F12
F11
H_D#24
H_D#23
H_A#6
H_A#8
H_A#5
H_A#4
H_A#7
H_A#9
A9#T5A8#R4A7#M4A6#L4A5#M5A4#P6A3#
D22#
D21#
D20#D7D19#E9D18#F9D17#F8D16#G9D15#
E10
D10
H_D#20
H_D#18
H_D#19
H_D#17
H_D#21
H_D#22
H_A#3
L5
D11
H_D#16
H_D#15
AC2
DBR#
D14#
C12
H_D#14
VID1
VID2
VID3
VID0
AL6
AM3
AL5
AM2
VID3#
VID2#
VID1#
VID0#
GTLREF0
GTLREF1
BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#
PCREQ#
REQ4#
REQ3#
REQ2#
REQ1#
REQ0#
TESTHI12
TESTHI11
TESTHI10
TESTHI9
TESTHI8
TESTHI7
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0
FORCEPH
RSVD
BCLK1#
BCLK0#
RS2#
RS1#
RS0#
AP1#
AP0#
BR0#
COMP5
COMP4
COMP3
COMP2
COMP1
COMP0
DP3#
DP2#
DP1#
DP0#
ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#
LINT1/NMI
ZIF-SOCK775-15u
ZIF-SOCK775-15u
B4
H_D#0
FP_RST# 21,29
VID[0..6] 9
H1
H2
H29
MCH_GTLREF_CPU
E24
H_BPM#5
AG3
H_BPM#4
AF2
H_BPM#3
AG2
H_BPM#2
AD2
H_BPM#1
AJ1
H_BPM#0
AJ2
G5
H_REQ#4
J6
H_REQ#3
K6
H_REQ#2
M6
H_REQ#1
J5
H_REQ#0
K4
H_TESTHI12
W2
H_TESTHI11
P1
H_TESTHI10
H5
H_TESTHI9
G4
H_TESTHI8
G3
F24
G24
G26
G27
G25
H_TESTHI2_7
F25
H_TESTHI1
W3
H_TESTHI0
F26
RSVD_AK6
AK6
G6
G28
F28
H_RS#2
A3
H_RS#1
F5
H_RS#0
B3
U3
U2
F3
H_COMP5
T2
H_COMP4
J2
H_COMP3
R1
H_COMP2
G2
H_COMP1
T1
H_COMP0
A13
J17
H16
H15
J16
AD5
R6
C17
G19
E12
B9
A16
G20
G12
C8
L1
K1
VCC_VRM_SENSE
VSS_VRM_SENSE
CPU_GTLREF0
CPU_GTLREF1
R359 51R0402 R359 51R0402
R358 51R0402 R358 51R0402
R360 51R0402 R360 51R0402
R345 51R0402 R345 51R0402
R317 51R0402 R317 51R0402
CPU_W2_U1 8
R167 51R0402 R167 51R0402
R344 51R0402 R344 51R0402
R166 51R0402 R166 51R0402
R368 120N_R0402MS R368 120N_R0402MS
CK_H_CPU# 19
CK_H_CPU 19
H_RS#[0..2] 10
TP2TP2
TP3TP3
R337 _49.9R1%-1 R337 _49.9R1%-1
R319 _49.9R1%-1 R319 _49.9R1%-1
R318 _49.9R1%-1 R318 _49.9R1%-1
R316 _49.9R1%-1 R316 _49.9R1%-1
R321 _49.9R1%-1 R321 _49.9R1%-1
R236 _49.9R1%-1 R236 _49.9R1%-1
TP19TP19
TP20TP20
TP21TP21
TP22TP22
H_ADSTB#1 10
H_ADSTB#0 10
H_DSTBP#3 10
H_DSTBP#2 10
H_DSTBP#1 10
H_DSTBP#0 10
H_DSTBN#3 10
H_DSTBN#2 10
H_DSTBN#1 10
H_DSTBN#0 10
H_NMI 20
H_INTR 20
CPU_GTLREF0 7
CPU_GTLREF1 7
TP16TP16
MCH_GTLREF_CPU 10
H_REQ#[0..4] 10
VTT_OUT_LEFT
6
VCC_VRM_SENSE 9
VSS_VRM_SENSE 9
V_FSB_VTT
VTT_OUT_RIGHT 7,8
VTT_OUT_LEFT 7
C384
C384
C0.1U25Y
C0.1U25Y
BSEL
1
0
0 0 133 MHZ (533)
Prescott / Cedar Mill
LL_ID[1:0] = 00
GTLREF_SEL = 0
VTT_SEL = 1
VID3
VID1
VID2
VID4
VID0
VID5
VID6
H_BR#0 7,10
H_BPM#[0:5] change 62 ohm
VTT_OUT_RIGHT
C388 C0.1U25Y C388 C0.1U25Y
C382 C0.1U25Y C382 C0.1U25Y
TABLE
0 2
FSB FREQUENCY
267 MHZ (1067) 0 0 0
0 1 200 MHZ (800)
1
RN30
RN30
8P4R-680R
8P4R-680R
1
3
5
7
R370 680R R370 680R
R496 _680R0402-1 R496 _680R0402-1
VTT_OUT_RIGHT
2
4
6
8
RN29 8P4R-62R RN29 8P4R-62R
1 2
3 4
5 6
7 8
R325 62R R325 62R
R348 62R R348 62R
R349 X_49.9R1% R349 X_49.9R1%
R350 49.9R1% R350 49.9R1%
R382 49.9R1% R382 49.9R1%
R326 49.9R1% R326 49.9R1%
R327 49.9R1% R327 49.9R1%
PLACE BPM TERMINATION NEAR CPU
H_BPM#3
H_BPM#5
H_BPM#1
H_BPM#0
H_BPM#2
H_BPM#4
H_TDO
H_TRST#
H_TMS
H_TDI
H_TCK
THERM# 21,28
THERM# H_PROCHOT#
Q44
Q44
X_N-PMBS3904_SOT23-RH
X_N-PMBS3904_SOT23-RH
8
7
6
5
4
3
MSI
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Intel LGA775 - Signals
Intel LGA775 - Signals
Intel LGA775 - Signals
MS-7231
MS-7231
MS-7231
2
21
21
63 6 Wednesday, October 11, 2006
63 6 Wednesday, October 11, 2006
63 6 Wednesday, October 11, 2006
1
21
of
of
of
8
VCCP
AG21
AG19
AG18
AG15
AG14
AG12
AG11
AF9
AF8
AF22
AF21
U10B
AF19
AF18
AF15
AF14
AF12
AF11
AE9
AE23
AE22
AE21
AE19
AE18
AE15
AE14
AE12
AE11
AD8
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23
AC8
AC30
AC29
AC28
AC27
AC26
AC25
AC24
AC23
AB8
AA8
VCCP
U10B
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCW8VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
Y8
Y30
Y23
Y24
Y25
Y26
Y27
Y28
Y29
W30
VCCP
D D
C C
AG22
VCC
VCC
W29
AG25
VCC
VCC
W28
AG26
VCC
VCC
W27
AG27
VCC
VCC
W26
AG28
VCC
VCC
W25
AG29
VCC
VCC
W24
7
AG30
VCC
W23
AG8
VCC
AG9
VCC
VCCU8VCCV8VCC
AH11
VCC
VCC
U30
AH12
VCC
VCC
U29
AH14
VCC
VCC
U28
AH15
VCC
VCC
U27
AH18
VCC
VCC
U26
AH19
VCC
VCC
U25
AH21
VCC
VCC
U24
AH22
VCC
U23
AH25
VCC
VCCT8VCC
AH26
VCC
VCC
T30
AH27
VCC
VCC
T29
AH28
VCC
VCC
T28
AH29
VCC
VCC
T27
AH30
VCC
VCC
T26
AH8
T25
VCC
VCC
AH9
T24
VCC
VCC
AJ11
T23
VCC
AJ12
VCC
AJ14
VCC
AJ15
VCC
VCCN8VCCP8VCCR8VCC
6
AJ18
AJ19
AJ21
AJ22
AJ25
AJ26
AJ8
AJ9
AK11
AK12
AK14
AK15
AK18
AK19
AK21
AK22
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCM8VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
N23
N24
N25
N26
N27
N28
N29
N30
M24
M25
M26
M27
M28
M29
M30
VCC
VCC
AK25
VCC
M23
AK26
VCC
5
AK8
AK9
AL11
AL12
AL14
AL15
AL18
AL19
AL21
AL22
AL25
AL26
AL29
AL30
AL8
AL9
AM11
AM12
AM14
AM15
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCJ8VCCJ9VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCCK8VCCL8VCC
J22
J23
J24
J25
J26
J27
J28
J29
J30
K23
K24
K25
K26
K27
K28
K29
K30
AM18
VCC
VCC
J21
AM19
VCC
VCC
J20
AM21
VCC
VCC
J19
AM22
VCC
VCC
J18
AM25
VCC
VCC
J15
AM26
VCC
VCC
J14
4
AM29
VCC
VCC
J13
AM30
VCC
VCC
J12
AM8
J11
VCC
VCC
AM9
VCC
VCC
J10
AN11
VCC
VCC
AN9
AN12
VCC
VCC
AN8
AN14
AN15
AN18
AN19
VCC
VCC
VCC
VCC
VTT_OUT_RIGHT
VTT_OUT_LEFT
VCC
VCC
VCC
VCC
AN25
AN26
AN29
AN30
AN21
AN22
VCC
VCC
VCCA
VSSA
VCCPLL
VCC-IOPLL
VTTPWRGD
VTT_SEL
RSVD
HS11HS22HS33HS4
3
R1880RR188
H_VCCA
A23
H_VSSA
B23
H_VCCPLL
D23
H_VCCABB H_VCCPLL
C23
A25
VTT
A26
VTT
A27
VTT
A28
VTT
A29
VTT
A30
VTT
B25
VTT
B26
VTT
B27
VTT
B28
VTT
B29
VTT
B30
VTT
C25
VTT
C26
VTT
C27
VTT
C28
VTT
C29
VTT
C30
VTT
D25
VTT
D26
VTT
D27
VTT
D28
VTT
D29
VTT
D30
VTT
VTT_PWG
AM6
VTT_OUT_RIGHT
AA1
VTT_OUT_LEFT
J1
4
F27
F29
ZIF-SOCK775-15u
ZIF-SOCK775-15u
R197
R197
X_1KN_R0402MS
X_1KN_R0402MS
0R
V_FSB_VTT
short
VCC3
2
V_1P5_CORE
R4790RR479
0R
C1759
C1759
C10U10Y1206
C10U10Y1206
NEAR THE PROCESS SOCKET
V_FSB_VTT
C160 C10U10Y0805 C160 C10U10Y0805
C162 C10U10Y0805 C162 C10U10Y0805
C166 C10U10Y0805 C166 C10U10Y0805
C161 C0.1U25Y C161 C0.1U25Y
C386 C0.1U25Y C386 C0.1U25Y
C98
C98
C0.01U50X
C0.01U50X
1
CAPS FOR FSB GENERIC
VTT_OUT_LEFT
GTLREF VOLTAGE SHOULD BE
0.63*VTT = 0.756V
VTT_OUT_LEFT
B B
VTT_OUT_LEFT
VTT_OUT_LEFT
R330 124R1% R330 124R1%
R329 124R1% R329 124R1%
R343 124R1% R343 124R1%
R334 124R1% R334 124R1%
R341
R341
210R1%
210R1%
R315
R315
210R1%
210R1%
R357
R357
210R1%
210R1%
R339
R339
210R1%
210R1%
C358
C358
C1U16Y
C1U16Y
C361
C361
C1U16Y
C1U16Y
C383
C383
C1U16Y
C1U16Y
C374
C374
C1U16Y
C1U16Y
R313 10R R313 10R
R335 10R R335 10R
R333 10R R333 10R
R338 10R R338 10R
C354
C354
C220P50N
C220P50N
C360
C360
C220P50N
C220P50N
C381
C381
C220P50N
C220P50N
C371
C371
C220P50N
C220P50N
CPU_GTLREF0 6
CPU_GTLREF1 6
CPU_GTLREF2 6
CPU_GTLREF3 6
V_FSB_VTT
L7 10U125m_0805-1 L7 10U125m_0805-1
PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
TRACE WIDTH TO CAPS MUST BE SMALLER THAN 12MILS
V_FSB_VTT
H_VCCABB
L6 10U125m_0805-1 L6 10U125m_0805-1
VTT_OUT_RIGHT
VID_GD# 9,31
VCC5_SB
C189
C189
X_C1U16Y
X_C1U16Y
R351
R351
1KR
1KR
R352 5.6KR R352 5.6KR
R369 680R R369 680R
C188
C188
C10U10Y0805
C10U10Y0805
VTT_PWG
Q43
Q43
N-PMBS3904_SOT23-RH
N-PMBS3904_SOT23-RH
C181
C181
C10U10Y0805
C10U10Y0805
H_VCCA
H_VSSA
C376
C376
X_C1U16Y
X_C1U16Y
VTT_PWG SPEC :
High > 0.9V
Low < 0.3V
Trise < 150ns
PLACE AT CPU END OF ROUTE
VTT_OUT_RIGHT 6,8
A A
VTT_OUT_LEFT 6
VTT_OUT_RIGHT
VTT_OUT_LEFT
V_FSB_VTT
V_FSB_VTT
R366 62R R366 62R
R332 130R1% R332 130R1%
R346 62R R346 62R
R372 62R R372 62R
R367 X_100R R367 X_100R
R314 62R R314 62R
H_FERR#
PLACE AT ICH END OF ROUTE
8
H_IERR#
7
H_PROCHOT#
H_CPURST#
H_PWRGD
H_BR#0
H_FERR# 6,20
H_PROCHOT# 6
H_CPURST# 6,10
H_PWRGD 6,20
H_BR#0 6,10 H_FSBSEL1 6,12,19
H_IERR# 6
6
FSBSEL RESISTOR CAN BE REMOVED IF ONLY TEJAS
AND CEDAR MILL ARE SUPPORTED
V_FSB_VTT
RN13
RN13
1
3
5
7
8P4R-470R
8P4R-470R
5
H_FSBSEL1
2
H_FSBSEL0
4
H_FSBSEL2
6
8
4
H_FSBSEL0 6,12,19
H_FSBSEL2 6,12,19
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MSI
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
3
Date: Sheet
MICRO-STAR INt'L CO., LTD.
Intel LGA775 - Power
Intel LGA775 - Power
Intel LGA775 - Power
MS-7231
MS-7231
MS-7231
2
21
21
73 6 Tuesday, September 26, 2006
73 6 Tuesday, September 26, 2006
73 6 Tuesday, September 26, 2006
1
21
of
of
of
8
7
6
5
4
3
2
1
2005 Perf FMB 0 0
MSID1 MSID0
X_51R0402
X_51R0402
R214
R214
D D
R323
R323
_49.9R1%-1
_49.9R1%-1
H_COMP6
U10C
U10C
A12
A15
AA23
AA24
AA25
AA26
AA27
AA28
AA29
AA3
AA30
AA6
AA7
AB1
AB23
AB24
AB25
AB26
AB27
AB28
AB29
AB30
AB7
AC3
AC6
AC7
AD4
AD7
AE10
AE13
AE16
AE17
AE2
AE20
AE24
AE25
AE26
AE27
AE28
A18
A21
A24
X_0N_R0402MS
X_0N_R0402MS
R557
R557
C C
B B
COMP6Y3COMP7
VSS
VSS
VSS
A2
VSS
VSS
VSS
A6
VSS
A9
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AE29
AE30
R324
R324
_49.9R1%-1
_49.9R1%-1
H_COMP7
AE3
AE4
RSVD
VSS
VSS
AE5
AE7
TP25TP25
D14
RSVDD1RSVD
VSS
AF10
AF13
E23
VSS
AF16
RSVD
VSS
AF17
TP23TP23
VSS
AF20
TP24TP24
F23
F6
RSVDE5RSVDE6RSVDE7RSVD
VSS
VSS
VSS
VSS
AF23
AF24
AF25
AF26
0N_R0402MS
0N_R0402MS
R495
R495
24.9R1%
24.9R1%
B13
RSVD
IMPSEL#
VSS
VSS
VSS
AF27
AF28
AF29
VSS
AF3
R322
R322
P5
RSVDJ3RSVDN4RSVD
VSS
VSS
VSS
AF6
AF7
AF30
0N_R0402MS
0N_R0402MS
W1
MSID[1]V1MSID[0]
VSS
VSS
VSS
AG10
AG13
R342
R342
AC4
RSVD
VSS
AG16
2005 Value FMB 0 1
V30
V29
V28
V27
V26
VSSY7VSSY5VSSY2VSSW7VSSW4VSSV7VSSV6VSS
VSS
VSS
VSS
VSS
AG17
AG20
AG23
AG24
AG7
VSS
AH1
VSS
VSS
AH10
VSS
AH13
VSS
AH16
VSS
AH17
VSSV3VSS
VSS
AH20
VSS
AH23
VSS
VSS
AH24
AH3
VSS
VSS
AH6
VSS
VSS
V25
AH7
VSS
VSS
V24
AJ10
VSS
VSS
V23
VSS
VSS
AJ13
CPU_W2_U1 6
R556 X_0N_R0402MS R556 X_0N_R0402MS
VSSU7VSSU1VSST7VSST6VSST3VSSR7VSSR5VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AJ16
AJ17
AJ20
AJ23
AJ24
AJ27
AJ28
R30
VSS
AJ29
R29
AJ30
VSS
VSS
6 VTT_OUT_RIGHT 6,7
H17
H18
H19
H20
H21
H22
H23
H24
H25
H26
H27
AM7
VSS
AN1
VSS
VSS
AN10
VSS
AN13
VSSH3VSSH6VSSH7VSSH8VSSH9VSSJ4VSSJ7VSS
VSS
AN16
VSS
AN17
H28
AN2
VSS
VSS
VSS
VSS
AN20
VSS
VSS
AN23
VSS
VSS
AN24
VSS
VSS
AN27
AN28
VSS
VSS
VSS
VSS
VSSB1VSS
VID_SELECT
B11
AN7
VSS
VSS
VSS
VSS
H14
VSS
H13
VSS
H12
VSS
H11
VSS
H10
VSS
G1
VSS
F7
VSS
F4
VSS
F22
VSS
F19
VSS
F16
VSS
F13
VSS
F10
VSS
E8
VSS
E29
VSS
E28
VSS
E27
VSS
E26
VSS
E25
VSS
E20
VSS
E2
VSS
E17
VSS
E14
VSS
E11
VSS
D9
VSS
D6
VSS
D5
VSS
D3
VSS
D24
VSS
D21
VSS
D18
VSS
D15
VSS
D12
VSS
C7
VSS
C4
VSS
C24
VSS
C22
VSS
C19
VSS
C16
VSS
C13
VSS
C10
VSS
B8
VSS
B5
VSS
B24
VSS
B20
VSS
B17
VSS
VSS
B14
R558 X_0N_R0402MS R558 X_0N_R0402MS
R559 X_0N_R0402MS R559 X_0N_R0402MS
R28
R27
R26
R25
R24
R23
P30
P29
P28
P27
P26
P25
P24
P23
VSS
VSS
VSS
VSS
VSS
VSS
VSSR2VSSP7VSSP4VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSSN7VSSN6VSSN3VSSM7VSSM1VSSL7VSSL6VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AJ4
AJ7
AK10
AK13
AK16
AK17
AK2
AK20
AK23
AK24
AK27
AK28
AK29
AK30
AK5
AK7
AL10
AL13
AL16
VSS
AL17
VSS
AL20
VSS
VSS
AL23
AL24
VSS
AL27
VSS
L30
AL28
VSS
VSSL3VSS
VSS
AL3
L29
L28
L27
VSS
VSS
VSS
VSS
VSS
AL7
AM1
AM10
L26
VSS
VSS
AM13
L25
VSS
VSS
AM16
L24
VSS
VSS
AM17
L23
VSS
VSS
AM20
VSSK7VSS
VSS
AM23
K5
VSS
AM24
K2
VSS
AM27
VSS
AM28
VSS
AM4
R553
R553
X_0N_R0402MS
X_0N_R0402MS
VID7 9
R493
VTT_OUT_RIGHT 6,7
VTT_OUT_RIGHT 6,7
ZIF-SOCK775-15u
ZIF-SOCK775-15u
A A
8
7
6
5
4
R493
_680R0402-1
_680R0402-1
R494
R494
_680R0402-1
_680R0402-1
VID_SEL 9
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MSI
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
3
Date: Sheet
MICRO-STAR INt'L CO., LTD.
Intel LGA775 - GND
Intel LGA775 - GND
Intel LGA775 - GND
MS-7231
MS-7231
MS-7231
2
21
21
83 6 Tuesday, September 26, 2006
83 6 Tuesday, September 26, 2006
83 6 Tuesday, September 26, 2006
1
21
of
of
of
8
VREG_12V_POWER
R363
R363
5.6KR
5.6KR
ENVTT
R362 1KR R362 1KR
Q42
Q42
R376 10KR R376 10KR
N-PMBS3904_SOT23-RH
D D
VRM_GD 21,31
C C
VCC_VRM_SENSE 6
VSS_VRM_SENSE 6
B B
N-PMBS3904_SOT23-RH
VID_SEL 8
R554 1KR R554 1KR
R515
R515
2.15KR1%0402
2.15KR1%0402
100R
100R
X_C0.01U50X
X_C0.01U50X
100R
100R
ISEN2+ ISEN3+
ISEN1+
C607
C607
C68P50N0402
C68P50N0402
VCCP
C579
C579
C0.1U16X
C0.1U16X
VID[0..6] 6
VCCP
R519
R519
C599
C599
R530
R530
C608
C608
C68P50N0402
C68P50N0402
VID_GD# 7,31
R501
R501
X_1KR
X_1KR
VID7 8
R512 20KR R512 20KR
C593
C593
X_C0.1U25X
X_C0.1U25X
C600
C600
X_C0.1U25X
X_C0.1U25X
C601
C601
C609
C609
C68P50N0402
C68P50N0402
C680P50X
C680P50X
R520 0R R520 0R
R522
R522
C0.01U50X
C0.01U50X
C610
C610
C68P50N0402
C68P50N0402
3 Phase Option: Remove all phase4 parts and pop on resistor
A A
8
VREG_12V_POWER
C580
C580
C1U16X0805-1
C1U16X0805-1
VID7
VID6
VID5
VID4
VID3
VID2
VID1
VID0
C588 C1500P50X C588 C1500P50X
C591
C591
R523
R523
X_R
X_R
R526 1KR R526 1KR
C602
C602
R532
R532
120K-0603
120K-0603
ISEN4+
7
R503
R503
6.2KR0402
6.2KR0402
R504 1KR R504 1KR
C10P50N
C10P50N
R518
R518
750R
750R
X_R
X_R
C603
C603
C0.01U50X
C0.01U50X
VCC5
7
32
36
40
1
2
3
4
5
6
7
8
12
13
14
15
17
16
10
11
34
35
R533
R533
240KRST
240KRST
PWM4
R548
R548
X_2.2R0805
X_2.2R0805
VCC5
C577
C577
C1U16X0805-1
C1U16X0805-1
EN_PWR
VR_RDY
VID7
VID6
VID5
VID4
VID3
VID2
VID1
VID0
VRSEL
COMP
FB
IDROOP
VDIFF
VSEN
RGND
DAC
REF
FS
SS
Bottom pad
connect to
GND
6
ENVTT
U20
U20
33
19
ISL6306/6326CR
ISL6306/6326CR
26
PWM2
27
VCC
ISEN2+
28
ISEN2-
EN_VTT
PHASE2
20
PWM1
21
ISEN1+
22
ISEN1-
PHASE1
31
PWM3
30
ISEN3+
29
ISEN3-
PHASE3
25
PWM4
24
ISEN4+
23
ISEN4-
PHASE4
37
VR_FAN
38
VR_HOT
39
TM
9
OFS
18
TCOMP
GND
VCC5 VCC5 VCC5
41
R534
R534
10KR
10KR
R540
R540
2.74KR1%0402
2.74KR1%0402
VR FAN TRIP:1.69V ~ 80 degC
6
ISEN2+
PWM1
ISEN1+
PWM3
ISEN3+
PWM4
ISEN4+
10KR
10KR
PWM2
R525
R525
R527
R527
10KR
10KR
R505
R505
430/0402
430/0402
4.64KR1%0402
4.64KR1%0402
R506
R506
R510
R510
430/0402
430/0402
4.64KR1%0402
4.64KR1%0402
R511
R511
R513
R513
430/0402
430/0402
4.64KR1%0402
4.64KR1%0402
R517
R517
R521
R521
430/0402
430/0402
4.64KR1%0402
4.64KR1%0402
R524
R524
VCC5
X_R
X_R
R535
R535
R541 22KR0402 R541 22KR0402
TDK
NTCG104KF104FT
VCCP
ISEN2
C584
C584
C583
C583
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
ISEN1
C587
C587
C586
C586
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
ISEN3
C589
C589
C592
C592
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
ISEN4
C596
C596
C595
C595
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
C0.1U16X0402
R536
R536
2KR1%
2KR1%
R5390RR539
0R
RT2
RT2
10K/6/1/thermistor
10K/6/1/thermistor
+
+
EC89 CD560U2.5FP
EC89 CD560U2.5FP
1 2
+
+
EC90 CD560U2.5FP
EC90 CD560U2.5FP
1 2
+
+
EC91 CD560U2.5FP
EC91 CD560U2.5FP
1 2
5
VCCP
EC75 C10U6.3X1206 EC75 C10U6.3X1206
EC79 C10U6.3X1206 EC79 C10U6.3X1206
EC86 C10U6.3X1206 EC86 C10U6.3X1206
5
C567
C567
C0.1U25X
C0.1U25X
VREG_12V_POWER
R498
R498
4.7R0805
4.7R0805
C576
C576
C1U16X0805-1
C1U16X0805-1
PWM1
PWM2
VREG_12V_POWER
PWM3
R508
R508
4.7R0805
PWM4
VCCP
4.7R0805
C590
C590
C1U16X0805-1
C1U16X0805-1
VREG_12V_POWER
C605
C605
C1U16X0805-1
C1U16X0805-1
VREG_12V_POWER
R544
R544
4.7R0805
4.7R0805
C615
C615
C1U16X0805-1
C1U16X0805-1
+
+
EC93 CD560U2.5FP
EC93 CD560U2.5FP
1 2
+
+
EC96 CD560U2.5FP
EC96 CD560U2.5FP
1 2
+
+
EC101 CD560U2.5FP
EC101 CD560U2.5FP
1 2
+
+
EC103 CD560U2.5FP
EC103 CD560U2.5FP
1 2
C570
C570
C0.1U25X
C0.1U25X
U32
U32
2
BOOT
7
PVCC
6
VCC
3
PWM
4
GND
U34
U34
2
BOOT
7
PVCC
6
VCC
3
PWM
4
GND
R529
R529
4.7R0805
4.7R0805
2
7
6
3
4
2
7
6
3
4
VREG_12V_POWER
C0.01U50X
C0.01U50X
EC76 C10U6.3X1206 EC76 C10U6.3X1206
EC80 C10U6.3X1206 EC80 C10U6.3X1206
EC84 C10U6.3X1206 EC84 C10U6.3X1206
EC87 C10U6.3X1206 EC87 C10U6.3X1206
4
+12VP_FET
C568
C568
C0.1U25X
C0.1U25X
U36
U36
BOOT
PVCC
VCC
PWM
GND
4
C569
C569
C0.1U25X
C0.1U25X
UGATE
PHASE
LGATE
ISL6612A_SOIC8
ISL6612A_SOIC8
UGATE
PHASE
LGATE
ISL6612A_SOIC8
ISL6612A_SOIC8
U35
U35
BOOT
UGATE
PVCC
PHASE
VCC
PWM
LGATE
GND
ISL6612A_SOIC8
ISL6612A_SOIC8
UGATE
PHASE
LGATE
ISL6612A_SOIC8
ISL6612A_SOIC8
C118
C118
+
+
EC94 CD560U2.5FP
EC94 CD560U2.5FP
1 2
+
+
EC97 CD560U2.5FP
EC97 CD560U2.5FP
1 2
U_G1
R499
R499
2.2R0805
2.2R0805
1
8
5
L_G1
R502 0R0805 R502 0R0805
U_G2
R509
R509
2.2R0805
2.2R0805
1
PHASE2
8
5
L_G2
R516 0R0805 R516 0R0805
U_G3
R531
R531
2.2R0805
2.2R0805
1
PHASE3
8
5
L_G3
U_G4
R545
R545
2.2R0805
2.2R0805
1
PHASE4
8
5
L_G4
R547 0R0805 R547 0R0805
JPW1
JPW1
3
12V
4
12V
PWR-2X2M
PWR-2X2M
EC73 C10U6.3X1206 EC73 C10U6.3X1206
EC77 C10U6.3X1206 EC77 C10U6.3X1206
EC81 C10U6.3X1206 EC81 C10U6.3X1206
EC85 C10U6.3X1206 EC85 C10U6.3X1206
3
EC67
EC67
+
+
CD330U16OS-1
CD330U16OS-1
R497
R497
2.2R0805
2.2R0805
BOOT1
C575
C575
C0.1U25X
C0.1U25X
PHASE1
REVERSE TYPE
S
D
LG1
G
Q56
Q56
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
R507
R507
2.2R0805
2.2R0805
BOOT2
C585
C585
C0.1U25X
C0.1U25X
REVERSE TYPE
S
D
LG2
G
Q59
Q59
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
R528
R528
2.2R0805
2.2R0805
BOOT3
C604
C604
C0.1U25X
C0.1U25X
REVERSE TYPE
LG3
R538 0R0805 R538 0R0805
C614
C614
C0.1U25X
C0.1U25X
GND
GND
EC92 CD560U2.5FP
EC92 CD560U2.5FP
EC95 CD560U2.5FP
EC95 CD560U2.5FP
EC98 X_C220U2SP
EC98 X_C220U2SP
EC100 C470U2SP
EC100 C470U2SP
EC102 X_C470U2SP
EC102 X_C470U2SP
BOOT4
1
2
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
R543
R543
2.2R0805
2.2R0805
REVERSE TYPE
S
D
LG4
G
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
EC74 C10U6.3X1206 EC74 C10U6.3X1206
EC78 C10U6.3X1206 EC78 C10U6.3X1206
EC82 C10U6.3X1206 EC82 C10U6.3X1206
+
+
1 2
+
+
1 2
+
+
1 2
+
+
1 2
+
+
1 2
3
+12VP_FET
1 2
UG1
+12VP_FET
EC68
EC68
1 2
+
+
CD330U16OS-1
CD330U16OS-1
UG2
EC69
EC69
+
+
CD330U16OS-1
CD330U16OS-1
UG3
S
D
G
Q62
Q62
+12VP_FET
EC70
EC70
+
+
CD330U16OS-1
CD330U16OS-1
UG4
Q65
Q65
C571 C4.7U35Y1206 C571 C4.7U35Y1206
C573 C1U16X0805-1 C573 C1U16X0805-1
R542
R542
10KR
10KR
C581 C4.7U35Y1206 C581 C4.7U35Y1206
C582 C1U16X0805-1 C582 C1U16X0805-1
R549
R549
10KR
10KR
+12VP_FET
1 2
R550
R550
10KR
10KR
C612 C4.7U35Y1206 C612 C4.7U35Y1206
1 2
C613 C1U16X0805-1 C613 C1U16X0805-1
R551
R551
10KR
10KR
0.8375~1.6V / 119A
2
COIL1 CH-1.2U18ACOIL1 CH-1.2U18A
VREG_12V_POWER
CB8
CB8
X_C4.7U35Y1206
X_C4.7U35Y1206
D S
Q55
Q55
N-IPD09N03LA_TO252
N-IPD09N03LA_TO252
G
REVERSE TYPE
S
D
G
Q57
Q57
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
D S
Q58
Q58
N-IPD09N03LA_TO252
N-IPD09N03LA_TO252
G
REVERSE TYPE
S
D
G
Q60
Q60
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
C597 C4.7U35Y1206 C597 C4.7U35Y1206
C598 C1U16X0805-1 C598 C1U16X0805-1
D S
Q61
Q61
N-IPD09N03LA_TO252
N-IPD09N03LA_TO252
G
REVERSE TYPE
S
D
G
Q63
Q63
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
0.8375~1.6V / 119A
0.8375~1.6V / 119A
D S
Q64
Q64
N-IPD09N03LA_TO252
N-IPD09N03LA_TO252
G
REVERSE TYPE
S
D
G
Q66
Q66
N-IPF06N03LA_TO252-3
N-IPF06N03LA_TO252-3
HS1
HS1
HS-MS7033-RH
HS-MS7033-RH
MEC1
MEC2
MEC1
MEC2
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
<OrgAddr1>
<OrgAddr1>
<OrgAddr1>
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
MICRO-STAR INt'L CO., LTD.
VRM11 - INTERSIL 6326 4PHASE
VRM11 - INTERSIL 6326 4PHASE
VRM11 - INTERSIL 6326 4PHASE
MS-7231
MS-7231
MS-7231
2
R500
R500
2.2R0805
2.2R0805
C578
C578
C3.3N50X
C3.3N50X
ISEN1
R514
R514
2.2R0805
2.2R0805
C594
C594
C3.3N50X
C3.3N50X
ISEN2
R537
R537
2.2R0805
2.2R0805
C606
C606
C3.3N50X
C3.3N50X
R546
R546
2.2R0805
2.2R0805
C616
C616
C3.3N50X
C3.3N50X
HS2
HS2
HS-MS7033-RH
HS-MS7033-RH
MEC1
MEC1
COIL2
COIL2
CH-0.25U40A
CH-0.25U40A
COIL3
COIL3
CH-0.25U40A
CH-0.25U40A
ISEN4
1
COIL4
COIL4
CH-0.25U40A
CH-0.25U40A
ISEN3 ISEN3
COIL5
COIL5
CH-0.25U40A
CH-0.25U40A
MEC2
MEC2
93 6 Thursday, September 28, 2006
93 6 Thursday, September 28, 2006
93 6 Thursday, September 28, 2006
1
1 2
1 2
of
of
of
VCCP
CP34
CP34
X_COPPER
X_COPPER
VCCP
CP35
CP35
X_COPPER
X_COPPER
1 2
X_COPPER
X_COPPER
VCCP
1 2
CP37
CP37
X_COPPER
X_COPPER
CP36
CP36
VCCP
21
21
21
8
H_A#[3..31] 6
D D
H_ADSTB#0 6
H_ADSTB#1 6
H_REQ#[0..4] 6
H_RS#[0..2] 6
H_BR#0 6,7
H_BPRI# 6
H_BNR# 6
H_LOCK# 6
H_ADS# 6
H_HIT# 6
H_HITM# 6
H_DEFER# 6
H_TRDY# 6
H_DBSY# 6
H_DRDY# 6
CK_H_MCH 19
CK_H_MCH# 19
PWR_GD 21,31
H_CPURST# 6,7
ICH_SYNC#
HXRCOMP
MCH_GTLREF_CPU
HXSCOMP
HXSWING
C C
B B
PLTRST# 20,24,28
ICH_SYNC# 21
R207 16.9R1% R207 16.9R1%
Rule:
HXRCOMP_N_10/7/7
HXSCOMP_N_5/8/8
HSWING_N_15/10/10
7
N17
P17
P18
P20
P21
AA22
AB21
AB22
AB23
AC22
AD14
AF6
VCC
RSVRD
AA34
AA38
VCC
VCC
RSVRD
RSVRD
L15
VCC
RSVRD
U27
M15
VCC
VCC
RSVRD
RSVRD
R27
AF7
A43
U15A
U15A
H_A#3 H_D#0
J39
HA3#
H_A#4
K38
HA4#
VCC
VCC
VCC
VCC
VCC
RSVRD
AA35
VCC
RSVRD
AA42
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
H_RS#0
H_RS#1
H_RS#2
M34
M38
AA37
M36
AA41
W42
G37
W41
W40
M31
M29
AJ12
M18
J42
K35
J37
N35
R33
N32
N34
N42
N37
N38
R32
R36
U37
R35
R38
V33
U34
U32
V42
U35
Y36
Y38
V32
Y34
V35
F38
D42
U39
U40
E41
D41
K36
E42
U41
P40
U42
V41
Y40
T40
Y43
T43
AJ9
C30
A28
C27
B27
D27
D28
HA5#
HA6#
HA7#
HA8#
HA9#
HA10#
HA11#
HA12#
HA13#
HA14#
HA15#
HA16#
HA17#
HA18#
HA19#
HA20#
HA21#
HA22#
HA23#
HA24#
HA25#
HA26#
HA27#
HA28#
HA29#
HA30#
HA31#
HAD_STB0#
HAD_STB1#
HPCREQ#
HBREQ0#
HBPRI#
HBNR#
HLOCK#
HADS#
HREQ0#
HREQ1#
HREQ2#
HREQ3#
HREQ4#
HHIT#
HHITM#
HDEFER#
HTRDY#
HDBSY#
HDRDY#
HEDRDY#
RS0#
RS1#
RS2#
HCLKP
HCLKN
PWROK
HCPURST#
RSTIN#
ICH_SYNC#
HRCOMP
HSCOMP
HSWING
HDVREF
HACCVREF
AF8
VCC
VCC
RSVRD
RSVRD
M11
AF9
VCC
RSVRD
AG25
AF10
AF11
VCC
RSVRD
AG26
AG27
AF12
VCC
VCC
RSVRD
RSVRD
AJ24
6
AF13
VCC
RSVRD
AJ27
AF14
AF30
VCC
RSVRD
AL39
AK40
AG2
VCC
VCC
RSVRD
RSVRD
AW17
AG3
AG4
VCC
RSVRD
AY14
AW18
V_1P5_CORE
AG5
AG6
VCC
VCC
VCC
RSVRD
RSVRD
RSVRD
BC16
AD30
AG7
AG8
VCC
RSVRD
Y30
AC34
AG9
VCC
VCC
RSVRD
RSVRD
Y33
AG10
AG11
VCC
RSVRD
AF31
AD31
AG12
VCC
VCC
RSVRD
RSVRD
U30
AG13
AG14
VCC
RSVRD
V31
AA30
AH1
VCC
VCC
RSVRD
RSVRD
AC30
AH2
AH4
VCC
RSVRD
AJ23
AK21
AJ5
VCC
VCC
RSVRD
RSVRD
AJ26
AJ13
VCC
RSVRD
AL29
AJ14
AK2
VCC
RSVRD
AJ21
AL20
5
AK3
VCC
VCC
RSVRD
RSVRD
AL26
AK4
VCC
RSVRD
AK27
AK14
VCC
RSVRD
AJ29
AK15
AK20
VCC
RSVRD
V30
AG29
R15
VCC
VCC
RSVRD
R17
R18
VCC
VCC
NC
BC43NCBC42
R20
R21
VCC
NC
BC2NCBC1
VCC
R23
VCC
NC
BB43
R24
U15
VCC
VCC
NC
BB2NCBB1NCBA2
4
U17
U18
U19
U20
U21
U22
U23
U24
U25
U26
V15
V17
V18
V19
V20
V21
V22
V23
V25
V27
W17
W18
W19
W20
W22
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
NC
NC
NC
NC
NC
NCC2NC
NCB3NCB2NC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
VCC
E35
B43NCB42NCB41
A42
Y17
Y18
Y19
Y21
Y23
Y25
C42
AW2
AV27NCAV26
AW26
Y27
AA15
AA17
AA18
W24
AA19
VCC
VCC
W26
VCC
VCC
AA20
W27
Y15
M17
VCC
VCC
VCC
HD10#
HD11#
HD12#
HD13#
HD14#
HD15#
HD16#
HD17#
HD18#
HD19#
HD20#
HD21#
HD22#
HD23#
HD24#
HD25#
HD26#
HD27#
HD28#
HD29#
HD30#
HD31#
HD32#
HD33#
HD34#
HD35#
HD36#
HD37#
HD38#
HD39#
HD40#
HD41#
HD42#
HD43#
HD44#
HD45#
HD46#
HD47#
HD48#
HD49#
HD50#
HD51#
HD52#
HD53#
HD54#
HD55#
HD56#
HD57#
HD58#
HD59#
HD60#
HD61#
HD62#
HD63#
KDINV_0#
HDINV_1#
HDINV_2#
HDINV_3#
HD_STBP0#
HD_STBN0#
HD_STBP1#
HD_STBN1#
HD_STBP2#
HD_STBN2#
HD_STBP3#
HD_STBN3#
(INTEL-QG82945G-A2)
(INTEL-QG82945G-A2)
3
P41
HD0#
M39
HD1#
P42
HD2#
M42
HD3#
N41
HD4#
M40
HD5#
L40
HD6#
M41
HD7#
K42
HD8#
G39
HD9#
J41
G42
G40
G41
F40
F43
F37
E37
J35
D39
C41
B39
B40
H34
C37
J32
B35
J34
B34
F32
L32
J31
H31
M33
K31
M27
K29
F31
H29
F29
L27
M24
J26
K26
G26
H24
K24
F24
E31
A33
E40
D37
C39
D38
D33
C35
D34
C34
B31
C31
C32
D32
B30
D30
K40
A38
E29
B32
K41
L43
F35
G34
J27
M26
E34
B37
V_1P5_CORE
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
H_DBI#0
H_DBI#1
H_DBI#2
H_DBI#3
H_DSTBP#0 6
H_DSTBN#0 6
H_DSTBP#1 6
H_DSTBN#1 6
H_DSTBP#2 6
H_DSTBN#2 6
H_DSTBP#3 6
H_DSTBN#3 6
2
H_D#[0..63] 6
1
H_DBI#[0..3] 6
V_FSB_VTT V_FSB_VTT
HD_SWING VOLTAGE "10 MIL TRACE , 7 MIL
SPACE" HD_SWING S/B 1/3*VTT +/- 2%
A A
V_FSB_VTT
R212
R212
_60.4R1%-1
_60.4R1%-1
HXSCOMP
C209
C209
X_C2.2P50N
X_C2.2P50N
PLACE DIVIDER RESISTOR NEAR VTT
R194
R194
301R1%
301R1%
R198
R198
84.5R1%
84.5R1%
R205 62R R205 62R
C205
C205
C0.1U25Y
C0.1U25Y
HXSWING
R189
R189
124R1%
124R1%
R195 10R R195 10R
R192
R192
210R1%
210R1%
CAPS SHOULD BE PLACED NEAR MCH PIN
8
7
6
5
GTLREF VOLTAGE SHOULD BE 0.63*VTT=0.756V
124 OHM OVER 210 RESISTORS
MCH_GTLREF_CPU
C208
C208
C200
C200
C0.1U25Y
C0.1U25Y
X_C220P50N
X_C220P50N
4
C156
C156
C0.1U25Y
C0.1U25Y
MCH_GTLREF_CPU 6
3
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MSI
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
MICRO-STAR INt'L CO., LTD.
Intel Lakeport - CPU
Intel Lakeport - CPU
Intel Lakeport - CPU
MS-7231
MS-7231
MS-7231
2
10 36 Monday, May 21, 2007
10 36 Monday, May 21, 2007
10 36 Monday, May 21, 2007
of
of
of
1
21
21
21
8
7
6
5
4
3
2
1
DATA_A37
DATA_A38
AT32
AR34
SADQ36
SADQ37
SBDQ34
SBDQ35
AP27
AM31
DATA_B35
DATA_B36
DATA_A40
DATA_A39
AU37
AR41
SADQ38
SADQ39
SBDQ36
SBDQ37
AP31
AR27
DATA_B37
DATA_B38
DATA_A41
DATA_A42
AR42
AN43
SADQ40
SADQ41
SBDQ38
SBDQ39
AP35
AU31
DATA_B40
DATA_B39
SCKE_A[0..1] 14,16
DATA_A43
DATA_A44
AM40
AU41
SADQ42
SADQ43
SBDQ40
SBDQ41
AP37
AN32
DATA_B42
DATA_B41
5
DATA_A45
DATA_A46
AU42
AP41
SADQ44
SADQ45
SBDQ42
SBDQ43
AL35
AR35
DATA_B43
DATA_B44
DATA_A48
DATA_A47
AN40
AL41
SADQ46
SADQ47
SBDQ44
SBDQ45
AU38
AM38
DATA_B46
DATA_B45
DATA_A49
DATA_A50
AL42
AF39
SADQ48
SADQ49
SBDQ46
SBDQ47
AL34
AM34
DATA_B47
DATA_B48
SADQ50
SBDQ48
DATA_A[0..63] 14
DATA_A16
DATA_A21
DATA_A6
DATA_A4
AN1
SADQ3
SADQ4
SBDQ1
SBDQ2
AP8
DATA_B2
DATA_A5
AP4
SADQ5
SBDQ3
AP9
DATA_B3
AU5
SADQ6
SBDQ4
AJ11
DATA_B4
DATA_A7
AU2
SADQ7
SBDQ5
AL9
DATA_B5
DATA_A8
AW3
SADQ8
SBDQ6
AM10
DATA_B6
DATA_A9
AY3
SADQ9
SBDQ7
AP6
DATA_B7
DATA_A10
DATA_A12
DATA_A11
DATA_A13
BA7
BB7
AV1
AW4
SADQ10
SADQ11
SADQ12
SADQ13
SBDQ8
SBDQ9
SBDQ10
SBDQ11
AV6
AU7
AV12
AM11
DATA_B11
DATA_B10
DATA_B8
DATA_B9
R286 80.6R1% R286 80.6R1%
DATA_A14
DATA_A15
BC6
SADQ14
SBDQ12
AR5
DATA_B12
DATA_B13
AY7
AW12
SADQ15
SADQ16
SBDQ13
SBDQ14
AR7
AR12
DATA_B14
DATA_A17
AY10
AR10
DATA_B15
DATA_A0
DATA_A1
DATA_A3
D D
SCS_A#[0..1] 14,16
RAS_A# 14,16
CAS_A# 14,16
WE_A# 14,16
MAA_A[0..13] 14,16
C C
B B
ODT_A[0..1] 14,16
SBS_A[0..2] 14,16
DQS_A0 14
DQS_A#0 14
DQS_A1 14
DQS_A#1 14
DQS_A2 14
DQS_A#2 14
DQS_A3 14
DQS_A#3 14
DQS_A4 14
DQS_A#4 14
DQS_A5 14
DQS_A#5 14
DQS_A6 14
DQS_A#6 14
DQS_A7 14
DQS_A#7 14
P_DDR0_A 14
N_DDR0_A 14
P_DDR1_A 14
N_DDR1_A 14
P_DDR2_A 14
N_DDR2_A 14
SCS_A#0
SCS_A#1
RAS_A#
CAS_A#
WE_A#
MAA_A0
MAA_A1
MAA_A2
MAA_A3
MAA_A4
MAA_A5
MAA_A6
MAA_A7
MAA_A8
MAA_A9
MAA_A10
MAA_A11
MAA_A12
ODT_A0
ODT_A1
SBS_A0
SBS_A1
SBS_A2
DQS_A0
DQS_A#0
DQS_A1
DQS_A#1
DQS_A2
DQS_A#2
DQS_A3
DQS_A#3
DQS_A4
DQS_A#4
DQS_A5
DQS_A#5
DQS_A6
DQS_A#6
DQS_A7
DQS_A#7
P_DDR0_A
N_DDR0_A
P_DDR1_A
N_DDR1_A
P_DDR2_A
N_DDR2_A
SMPCOMP_N
SMPCOMP_P MCH_VREF_B
Rule:
U15B
U15B
BB37
SACS0#
BA39
SACS1#
BA35
SACS2#
AY38
SACS3#
BA34
SARAS#
BA37
SACAS#
BB35
SAWE#
BA32
SAMA0
AW32
SAMA1
BB30
SAMA2
BA30
SAMA3
AY30
SAMA4
BA27
SAMA5
BC28
SAMA6
AY27
SAMA7
AY28
SAMA8
BB27
SAMA9
AY33
SAMA10
AW27
SAMA11
BB26
SAMA12
BC38
SAMA13
AW37
SAODT0
AY39
SAODT1
AY37
SAODT2
BB40
SAODT3
BC33
SABA0
AY34
SABA1
BA26
SABA2
AU4
SADQS0
AR2
SADQS0#
BA3
SADQS1
BB4
SADQS1#
AY11
SADQS2
BA10
SADQS2#
AU18
SADQS3
AR18
SADQS3#
AU35
SADQS4
AV35
SADQS4#
AP42
SADQS5
AP40
SADQS5#
AG42
SADQS6
AG41
SADQS6#
AC42
SADQS7
AC41
SADQS7#
BB32
SACLK0
AY32
SACLK0#
AY5
SACLK1
BB5
SACLK1#
AK42
SACLK2
AK41
SACLK2#
BA31
SACLK3
BB31
SACLK3#
AY6
SACLK4
BA5
SACLK4#
AH40
SACLK5
AH43
SACLK5#
AL5
MCH_SRCOMP0
AJ6
MCH_SRCOMP1
AJ8
SMOCDCOMP0
AM3
SMOCDCOMP1
(INTEL-QG82945G-A2)
(INTEL-QG82945G-A2)
AP3
SADQ0
DATA_A2
AP2
SADQ1
AU3
SADQ2
SBDQ0
AL6
AV4
AL8
SMPCOMP_N_12mils
SMPCOMP_P_12mils
DATA_B[0..63] 15
A A
VCC_DDR
R288 80.6R1% R288 80.6R1%
C325
C325
C0.1U25Y
C0.1U25Y
8
DATA_B0
DATA_B1
7
DATA_A18
DATA_A19
BA12
BB12
SADQ17
SADQ18
SBDQ15
SBDQ16
AM15
AM13
DATA_B17
DATA_B16
DATA_A20
BA9
BB9
SADQ19
SADQ20
SBDQ17
SBDQ18
AV15
AM17
DATA_B18
DATA_B19
6
DATA_A22
DATA_A23
BC11
AY12
SADQ21
SADQ22
SBDQ19
SBDQ20
AN12
AR13
DATA_B21
DATA_B20
SMPCOMP_P SMPCOMP_N
DATA_A24
DATA_A25
AM20
AM18
SADQ23
SADQ24
SBDQ21
SBDQ22
AT15
AP15
DATA_B23
DATA_B22
DATA_A26
DATA_A27
AV20
AM21
SADQ25
SADQ26
SBDQ23
SBDQ24
AM24
AM23
DATA_B24
DATA_B25
DATA_A29
DATA_A28
AP17
AR17
SADQ27
SADQ28
SBDQ25
SBDQ26
AV24
AM26
DATA_B27
DATA_B26
DATA_A31
DATA_A30
AP20
AT20
SADQ29
SADQ30
SBDQ27
SBDQ28
AP21
AR21
DATA_B28
DATA_B29
DATA_A32
DATA_A33
AP32
AV34
SADQ31
SADQ32
SBDQ29
SBDQ30
AT24
AP24
DATA_B31
DATA_B30
DATA_A34
DATA_A35
AV38
AU39
SADQ33
SADQ34
SBDQ31
SBDQ32
AU27
AN29
DATA_B32
DATA_B33
DATA_A36
AV32
SADQ35
SBDQ33
AR31
DATA_B34
DATA_A52
DATA_A51
AE40
AM41
SADQ51
SBDQ49
AJ34
AF32
DATA_B49
DATA_B50
DATA_A53
DATA_A54
AM42
AF41
SADQ52
SADQ53
SBDQ50
SBDQ51
AL31
AF34
DATA_B52
DATA_B51
SCKE_B[0..1] 15,16
DATA_A56
DATA_A55
AF42
AD40
SADQ54
SADQ55
SBDQ52
SBDQ53
AJ32
AG35
DATA_B54
DATA_B53
DQM_A[0..7] 14
DATA_A57
DATA_A58
AD43
AA39
SADQ56
SADQ57
SBDQ54
SBDQ55
AD32
AC32
DATA_B55
DATA_B56
DQM_B[0..7] 15
DATA_A60
DATA_A59
AA40
AE42
SADQ58
SADQ59
SBDQ56
SBDQ57
Y32
AD34
DATA_B57
DATA_B58
DATA_A61
DATA_A62
AE41
AB41
SADQ60
SADQ61
SBDQ58
SBDQ59
AF35
AA32
DATA_B60
DATA_B59
DATA_A63
AB42
SADQ62
SADQ63
SBDQ60
SBDQ61
AF37
AC33
DATA_B61
DATA_B62
SCKE_A1
SCKE_A0
BB25
AY25
SACKE0
SBDQ62
SBDQ63
AC35
DATA_B63
4
BC24
BA25
SACKE1
SACKE2
SBCKE0
BA14
AY16
SCKE_B0
SCKE_B1
SACKE3
SBCKE1
SBCKE2
BA13
BB13
DQM_A1
DQM_A0
AY2
AR3
SADM0
SBCKE3
AD39
DQM_B7
DQM_A2
BB10
SADM2
SADM1
SBDM6
SBDM7
AJ39
DQM_B6
DQM_A4
DQM_A3
AP18
SADM3
SBDM5
AR38
DQM_B5
DQM_B4
DQM_A5
AT34
SADM4
SBDM4
AR29
DQM_B3
DQM_A6
AG40
AP39
SADM5
SBDM3
AP13
AP23
DQM_B2
DQM_A7
AC40
SADM7
SADM6
SBDM1
SBDM2
AW7
DQM_B1
DQM_B0
SBCS0#
SBCS1#
SBCS2#
SBCS3#
SBRAS#
SBCAS#
SBWE#
SBMA0
SBMA1
SBMA2
SBMA3
SBMA4
SBMA5
SBMA6
SBMA7
SBMA8
SBMA9
SBMA10
SBMA11
SBMA12
SBMA13
SBODT0
SBODT1
SBODT2
SBODT3
SBBA0
SBBA1
SBBA2
SBDQS0
SBDQS0#
SBDQS1
SBDQS1#
SBDQS2
SBDQS2#
SBDQS3
SBDQS3#
SBDQS4
SBDQS4#
SBDQS5
SBDQS5#
SBDQS6
SBDQS6#
SBDQS7
SBDQS7#
SBCLK0
SBCLK0#
SBCLK1
SBCLK1#
SBCLK2
SBCLK2#
SBCLK3
SBCLK3#
SBCLK4
SBCLK4#
SBCLK5
SBCLK5#
SMVREF1
SMVREF0
SBDM0
AL11
SCS_B#0
BA40
SCS_B#1
AW41
BA41
AW40
RAS_B#
BA23
CAS_B#
AY24
WE_B#
BB23
MAA_B0
BB22
MAA_B1
BB21
MAA_B2
BA21
MAA_B3
AY21
MAA_B4
BC20
MAA_B5
AY19
MAA_B6
AY20
MAA_B7
BA18
MAA_B8
BA19
MAA_B9
BB18
MAA_B10
BA22
MAA_B11
BB17
MAA_B12
BA17
MAA_B13 MAA_A13
AW42
ODT_B0
AY42
ODT_B1
AV40
AV43
AU40
SBS_B0
AW23
SBS_B1
AY23
SBS_B2
AY17
DQS_B0
AM8
DQS_B#0
AM6
DQS_B1
AV7
DQS_B#1
AR9
DQS_B2
AV13
DQS_B#2
AT13
DQS_B3
AU23
DQS_B#3
AR23
DQS_B4
AT29
DQS_B#4
AV29
DQS_B5
AP36
DQS_B#5
AM35
DQS_B6
AG34
DQS_B#6
AG32
DQS_B7
AD36
DQS_B#7
AD38
P_DDR0_B
AM29
N_DDR0_B
AM27
P_DDR1_B
AV9
N_DDR1_B
AW9
P_DDR2_B
AL38
N_DDR2_B
AL36
AP26
AR26
AU10
AT10
AJ38
AJ36
AM2
MCH_VREF_A
AM4
PLACE 0.1UF CAP CLOSE TO MCH
3
SCS_B#[0..1] 15,16
RAS_B# 15,16
CAS_B# 15,16
WE_B# 15,16
MAA_B[0..13] 15,16
ODT_B[0..1] 15,16
SBS_B[0..2] 15,16
DQS_B0 15
DQS_B#0 15
DQS_B1 15
DQS_B#1 15
DQS_B2 15
DQS_B#2 15
DQS_B3 15
DQS_B#3 15
DQS_B4 15
DQS_B#4 15
DQS_B5 15
DQS_B#5 15
DQS_B6 15
DQS_B#6 15
DQS_B7 15
DQS_B#7 15
P_DDR0_B 15
N_DDR0_B 15
P_DDR1_B 15
N_DDR1_B 15
P_DDR2_B 15
N_DDR2_B 15
C320
C320
C0.1U25Y
C0.1U25Y
VCC_DDR
MCH_VREF_A
PLACE 0.1UF CAP CLOSE TO MCH
R290 1KR1% R290 1KR1%
R295
R295
1KR1%
1KR1%
MSI
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
2
C317
C317
C0.1U25Y
C0.1U25Y
CP8
CP8
X_COPPER
X_COPPER
R287 X_0R R287 X_0R
MCH_VREF_A
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
MICRO-STAR INt'L CO., LTD.
Intel Lakeport - Memory
Intel Lakeport - Memory
Intel Lakeport - Memory
MS-7231
MS-7231
MS-7231
MCH_VREF_B
11 36 Monday, May 21, 2007
11 36 Monday, May 21, 2007
11 36 Monday, May 21, 2007
of
of
of
1
21
21
21