How it Works
MSI
Loading...
MS-7010
Getting Started
23 pgs2.45 Mb0
Manual
23 pgs2.4 Mb0
Schematics
35 pgs726.43 Kb0
Schematics rev.0A
35 pgs735.72 Kb0

MSI MS-7010 Schematics rev.0A

Download
Page 1
5
4
3
2
1
MS-7010
Version 0A 08/19/2003 Update
VIA (R) K8T800(8385) / VT8237 Chipset
D D
AMD PGA 754 Processor Schematics
*AMD PGA 754 Processor *VIA K8T800 / VT8237 Chipset
(DDR 400 / AGP 8X / VLink 8X) *Winbond 83697HF-VF LPC I/O *VT6103 PHY 10 / 100 *VT6307 1394A Controler
Title Page
Cover Sheet 1 Block Diagram
Clock Synthesizer 7 System Memory
DDR DIMM 1 & 2 8 DDR Terminations R & C DDR Damping R & Bypass Cap. NB VIA K8T400M(HT)
2 3GPIO SPEC 4,5,6AMD K8 -> 754 PGA Socket
9 10 11,12,13 14AGP SLOT 8X
*AC'97 Codec CM9761 Codec *USB 2.0 support (integrated into VT8237)
C C
*AGP SLOT * 1 ( 8X ) *PCI SLOT * 3 *DDR DIMM * 2
MS-6741 Ver:0B
B B
A A
Option L BOM (with LAN)
K8T800
8237CD
2MB ROM
Model Config
MS7010M1
cfg7010M1
5
SMT5010 SMT5020
DIP
Total
724 010 080
814
601-7010-0AS
4
Function Description DateOrcad Config ERP BOM
K8T800+VT8237CD
With LAN/1394
3
SB VT8237 PCI Connectors 1 & 2 & 3 Mini PCI 1394a Controller CMI9761 AC97 Codec Audio Connector ATA 66/100/133 Front & Rear USB Port VT6103 LAN PHY/ Connector LPC I/O W83697HF & Floppy Hardware monitor/Fan/BIOS Keyboard/Mouse & I/O Ports. K8 Vcore power ACPI Power Front Panel/Power OK/System power Regulator BULK / Decoupling Power Generation Screw Hole and FMark History Manual Parts
Title
Document Number
2
Micro Star Restricted Secret
Cover Sheet
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
MS-7010
15,16,17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
Last Revision Date:
Tuesday, September 02, 2003
Sheet
135
1
Rev
0A
of
Page 2
5
Block Diagram
4
3
2
1
AMD K8
D D
Socket 754
DDR
HyperTransfer
DDR * 2
A
C C
G P
AGP 8X /Fast Write
VIA
K8T400M
R,G,B,HSYNC,VSYNC
VGA Connector
K8M400
10/100 BaseT Lan
MII Interface
VLINK
Dual ATA 100/133
IDE Slot ==>ATA66,100,133 *2
B B
PCI 2
PCI 1
PCI 3
PCI Bus
AC'97 Link
1394a
VIA
VT8235
VT8237
LPC BUS
VT8237 S-ATA
SUPER I/O W83697HF
SATA Connector
USB
X BUS
Onboard AC'97
A A
5
Codec
Dual USB 1.1 OHCI /2.0 EHCI 8 Ports ==> Front-Port *2 , Back-Port *2
4
3
ROM Floopy Parallel Serial
Title
Document Number
2
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
Keyboard
Mouse
Micro Star Restricted Secret
Block Diagram
MS-7010
Last Revision Date: Sheet
1
Rev
0A
Tuesday, September 02, 2003
35
2
of
Page 3
5
4
3
2
1
GPIO FUNCTION
VT8235 GPIO Function Define
INT#
INT#A INT#B INT#C INT#D
INT#B INT#C INT#D INT#A
INT#C INT#D INT#A INT#B
Default
GPI0
GPI1
EXTSMI#
RING#
LID#
BATLOW#
NA Pull up to VBATGPI0 (VBAT)
ATADET0=>Detect IDE1 ATA100/66
EXTSMI#
RING#
ATADET1=>Detect IDE2 ATA100/66
NA
PCI_PME#
GPI7
INTRUDER#
CPUMISS
AOLGP1
NA
NA
NA
THRM#
IORDY
IDSEL
AD16
AD17
AD18
AD19 PCICLK4INT#A
AD25INT#D 1394_PCLK
REQ#/GNT#
PREQ#1 PGNT#1
PREQ#2 PGNT#2
PREQ#3 PGNT#3
PREQ#4 PGNT#4
PREQ#5 PGNT#5
2
CLOCK
PCICLK1
PCICLK2
PCICLK3
Pull up / downFunction defineFunction
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to VBAT
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to VCC3NAGPI19/IORDY
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
GPIO Spec.
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
335
1
Rev
0A
of
D D
PIN NAME Function define
GPO0 (VSUS33)
GPO1/SUSA#(VSUS33)
GPO2/SUSB#(VSUS33)
GPO3/SUSST1#(VSUS33)
GPO4/SUSCLK(VSUS33)
GPO5/CPUSTP#
GPO6/PCISTP#
GPO7/SLP#
GPO8/GPI8/IPBIN0
GPO9/GPI9/IPBIN1
C C
GPO10/GPI10/IPBRDFR
GPO11/GPI11/IPBRDCK
GPO12/GPI12/IPBOUT0
GPO13/GPI13/IPBOUT1
GPO14/GPI14/IPBTDFR
GPO15/GPI15/IPBTDCK
GPO16/SA16/STRAP
GPO17/SA17/STRAP
GPO18/SA18/STRAP
GPO19/SA19/STRAP
B B
GPO20/GPI20 /ACSDIN2/PCS0#/EI
GPO21/GPI21/ACSDIN3 /PCS1#/SLPBTN#
GPO22/GPI22/IOR#
GPO23/GPI23/IOW#
GPO24/GPI24/GPIOA
GPO25/GPI25/GPIOC GPO26/GPI26/SMBDT2
(VSUS33) GPO27/GPI27/SMBCK2
(VSUS33) GPO28/GPI28/
APICD0/APICCS# GPO29/GPI29/
A A
APICD1/APICACK#
GPO30/GPI30/GPIOD
GPO31/GPI31/GPIOE
Default Function
GPO0
SUSA#
SUSB#
SUSST1#
SUSCLK
CPUSTP#
PCISTP#
GPO7
GPI8
GPI9
GPI10
GPI11
GPI12
GPI13
GPI14
GPI15
SA16
SA17
SA18
SA19
GPI20
GPI21
GPI22
GPI23
GPI24
GPI25
SMBDT2
SMBCK2
SUSLED ( Power LED )
5V_STR Control on S5
SUSB#
SUSST#
NA
NA
NA
NA
NA
JBAT1
NA
NA
NA
NA
NA
NA
LDT Freq Strapping Bit0
LDT Freq Strapping Bit1
LDT Width (Low=8 Bit)
Fast Command (Low=Disable)
NA
NA
NA
NA
NA
NA
SMBDATA2/Slave SMBUS
SMBCLK2/Slave SMBUS
NA
NA
GPI30
GPI31
5
NA
NA
4
Pull up / down
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull down to GND
Pull down to GND
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to 3VDUAL
Pull up to 3VDUAL
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
Pull up to VCC3
PIN NAME
GPI1 (VSUS33) GPI2/EXTSMI#
(VSUS33) GPI3/RING#
(VSUS33) GPI4/LID#
(VSUS33) GPI5/BATLOW#
(VSUS33) GPI6/PME#
GPI7/SMBALRT# GPI16/INTRUDER#
(VBAT) GPI17/CPUMISS
GPI18/AOLGP1/THRM#
PCI Routing
DEVICES
PCI SLOT 1
PCI SLOT 2
PCI SLOT 3
PCI SLOT 2
(MEDION 2nd)
1394
3
Page 4
5
C404 X_102P
VREF routed as 40~50 mils trace wide , Space>25 mils
D D
DDR_VREF8
VDD_25_SUS
Place near CPU in 1" , Routed => 5:10/Trace:Space , Same Length
DDR_VREF
R76 15RST R85 15RST
MD[63..0]10
C C
B B
MEMDM[7..0]10
A A
-MDQS[7..0]10
5
C402
X_102P
MEMZN MEMZP
MD63 MD62 MD61 MD60 MD59 MD58 MD57 MD56 MD55 MD54 MD53 MD52 MD51 MD50 MD49 MD48 MD47 MD46 MD45 MD44 MD43 MD42 MD41 MD40 MD39 MD38 MD37 MD36 MD35 MD34 MD33 MD32 MD31 MD30 MD29 MD28 MD27 MD26 MD25 MD24 MD23 MD22 MD21 MD20 MD19 MD18 MD17 MD16 MD15 MD14 MD13 MD12 MD11 MD10 MD9 MD8 MD7 MD6 MD5 MD4 MD3 MD2 MD1 MD0
MEMDM7 MEMDM6 MEMDM5 MEMDM4 MEMDM3 MEMDM2 MEMDM1 MEMDM0
-MDQS7
-MDQS6
-MDQS5
-MDQS4
-MDQS3
-MDQS2
-MDQS1
-MDQS0
AE13
AG12
D14 C14
A16 B15 A12 B11 A17 A15 C13 A11 A10
C11
AC1 AC3
AC2 AD1 AE1 AE3
AG3
AJ4
AE2
AF1
AH3
AJ3 AJ5 AJ6
AJ7 AH9 AG5 AH5
AJ9
AJ10
AH11
AJ11
AH15
AJ15
AG11
AJ12 AJ14 AJ16
A13
AA1 AG1 AH7
AH13
A14
AB1
AJ2
AJ8
AJ13
B9 C7 A6
A9 A5 B5 C5 A4 E2 E1 A3 B3 E3
F1 G2 G1
L3
L1 G3
J2
L2 M1 W1 W3
W2
Y1
R1
A7
C2
H1
T1
A8
D1
J1
VTT_SENSE
MEMVREF1 MEMZN
MEMZP
MEMDATA63 MEMDATA62 MEMDATA61 MEMDATA60 MEMDATA59 MEMDATA58 MEMDATA57 MEMDATA56 MEMDATA55 MEMDATA54 MEMDATA53 MEMDATA52 MEMDATA51 MEMDATA50 MEMDATA49 MEMDATA48 MEMDATA47 MEMDATA46 MEMDATA45 MEMDATA44 MEMDATA43 MEMDATA42 MEMDATA41 MEMDATA40 MEMDATA39 MEMDATA38 MEMDATA37 MEMDATA36 MEMDATA35 MEMDATA34 MEMDATA33 MEMDATA32 MEMDATA31 MEMDATA30 MEMDATA29 MEMDATA28 MEMDATA27 MEMDATA26 MEMDATA25 MEMDATA24 MEMDATA23 MEMDATA22 MEMDATA21 MEMDATA20 MEMDATA19 MEMDATA18 MEMDATA17 MEMDATA16 MEMDATA15 MEMDATA14 MEMDATA13 MEMDATA12 MEMDATA11 MEMDATA10 MEMDATA9 MEMDATA8 MEMDATA7 MEMDATA6 MEMDATA5 MEMDATA4 MEMDATA3 MEMDATA2 MEMDATA1 MEMDATA0
MEMDQS17 MEMDQS16 MEMDQS15 MEMDQS14 MEMDQS13 MEMDQS12 MEMDQS11 MEMDQS10 MEMDQS9 MEMDQS8 MEMDQS7 MEMDQS6 MEMDQS5 MEMDQS4 MEMDQS3 MEMDQS2 MEMDQS1 MEMDQS0
VTT_DDR_SUS
U6B
MEMORY INTERFACE
4
VTT_A4 VTT_A1 VTT_A2 VTT_A3 VTT_B1 VTT_B2 VTT_B3 VTT_B4
MEMRESET_L
MEMCKEA MEMCKEB
MEMCLK_H7
MEMCLK_L7
MEMCLK_H6
MEMCLK_L6
MEMCLK_H5
MEMCLK_L5
MEMCLK_H4
MEMCLK_L4
MEMCLK_H3
MEMCLK_L3
MEMCLK_H2
MEMCLK_L2
MEMCLK_H1
MEMCLK_L1
MEMCLK_H0
MEMCLK_L0
MEMCS_L7 MEMCS_L6 MEMCS_L5 MEMCS_L4 MEMCS_L3 MEMCS_L2 MEMCS_L1 MEMCS_L0
MEMRASA_L MEMCASA_L
MEMWEA_L
MEMBANKA1 MEMBANKA0
RSVD_MEMADDA15 RSVD_MEMADDA14
MEMADDA13 MEMADDA12 MEMADDA11 MEMADDA10
MEMADDA9 MEMADDA8 MEMADDA7 MEMADDA6 MEMADDA5 MEMADDA4 MEMADDA3 MEMADDA2 MEMADDA1 MEMADDA0
MEMRASB_L MEMCASB_L
MEMWEB_L
MEMBANKB1 MEMBANKB0
RSVD_MEMADDB15 RSVD_MEMADDB14
MEMADDB13 MEMADDB12 MEMADDB11 MEMADDB10
MEMADDB9 MEMADDB8 MEMADDB7 MEMADDB6 MEMADDB5 MEMADDB4 MEMADDB3 MEMADDB2 MEMADDB1 MEMADDB0
MEMCHECK7 MEMCHECK6 MEMCHECK5 MEMCHECK4 MEMCHECK3 MEMCHECK2 MEMCHECK1 MEMCHECK0
4
D17 A18 B17 C17 AF16 AG16 AH16 AJ17
AG10 AE8
AE7 D10
C10 E12 E11 AF8 AG8 AF10 AE10 V3 V4 K5 K4 R5 P5 P3 P4
D8 C8 E8 E7 D6 E6 C4 E5
H5 D4 G5
K3 H3
E13 C12 E10 AE6 AF3 M5 AE5 AB5 AD3 Y5 AB4 Y3 V5 T5 T3 N5
H4 F5 F4
L5 J5
E14 D12 E9 AF6 AF4 M4 AD5 AC5 AD4 AA5 AB3 Y4 W5 U5 T4 M3
N3 N1 U3 V1 N2 P1 U1 U2
VTT_DDR_SUS
MCKE0 MCKE1
MEMCLK_H7 MEMCLK_L7 MEMCLK_H6 MEMCLK_L6 MEMCLK_H5 MEMCLK_L5 MEMCLK_H4 MEMCLK_L4
MEMCLK_H1 MEMCLK_L1 MEMCLK_H0 MEMCLK_L0
-MCS3
-MCS2
-MCS1
-MCS0
-MSRASA
-MSCASA
MAA13 MAA12 MAA11 MAA10 MAA9 MAA8 MAA7 MAA6 MAA5 MAA4 MAA3 MAA2 MAA1 MAA0
MAB13 MAB12 MAB11 MAB10 MAB9 MAB8 MAB7 MAB6 MAB5 MAB4 MAB3 MAB2 MAB1 MAB0
MCKE0 8,9 MCKE1 8,9
MEMCLK_H[7..0] 8,9 MEMCLK_L[7..0] 8,9
-MCS3 8,9
-MCS2 8,9
-MCS1 8,9
-MCS0 8,9
-MSRASA 8,9
-MSCASA 8,9
-MSWEA 8,9 MEMBANKA1 8,9
MEMBANKA0 8,9
MAA[13..0] 8,9
-MSRASB 8,9
-MSCASB 8,9
-MSWEB 8,9 MEMBANKB1 8,9
MEMBANKB0 8,9
MAB[13..0] 8,9
Bottom Side
VDD_25_SUS
C403 105P
C412 105P
3
2
1
VDD_12_A
C134 105P
C424
CADIP15 CADIP14 CADIP13 CADIP12 CADIP11 CADIP10 CADIP9 CADIP8 CADIP7 CADIP6 CADIP5 CADIP4 CADIP3
CADIP1 CADIP0
CTLIP1 CTLIN1
X0.22u/BOT
D29 D27 D25 C28 C26 B29 B27
T25 R25 U27 U26 V25
U25 W27 W26
AA27 AA26 AB25 AA25 AC27 AC26 AD25 AC25
T27
T28
V29
U29
V27
V28
Y29 W29
AB29 AA29 AB27 AB28 AD29 AC29 AD27 AD28
Y25 W25
Y27
Y28
R27
R26
T29
R29
U6A
N12-7540010-A10
VLDT0_A6 VLDT0_A5 VLDT0_A4 VLDT0_A3 VLDT0_A2 VLDT0_A1 VLDT0_A0
L0_CADIN_H15 L0_CADIN_L15 L0_CADIN_H14 L0_CADIN_L14 L0_CADIN_H13 L0_CADIN_L13 L0_CADIN_H12 L0_CADIN_L12 L0_CADIN_H11 L0_CADIN_L11 L0_CADIN_H10 L0_CADIN_L10 L0_CADIN_H9 L0_CADIN_L9 L0_CADIN_H8 L0_CADIN_L8 L0_CADIN_H7 L0_CADIN_L7 L0_CADIN_H6 L0_CADIN_L6 L0_CADIN_H5 L0_CADIN_L5 L0_CADIN_H4 L0_CADIN_L4 L0_CADIN_H3 L0_CADIN_L3 L0_CADIN_H2 L0_CADIN_L2 L0_CADIN_H1 L0_CADIN_L1 L0_CADIN_H0 L0_CADIN_L0
L0_CLKIN_H1 L0_CLKIN_L1 L0_CLKIN_H0 L0_CLKIN_L0
L0_CTLIN_H1 L0_CTLIN_L1 L0_CTLIN_H0 L0_CTLIN_L0
C408
C418 105P
C423 105P
105P
VDD_12_A
CADIP[0..15]11
CADIN15 CADIN14 CADIN13 CADIN12 CADIN11 CADIN10 CADIN9 CADIN8 CADIN7 CADIN6 CADIN5 CADIN4 CADIN3 CADIN2 CADIN1 CADIN0
CLKIP111
CLKIN111
CLKIP011
CLKIN011
CTLIP011 CTLIN011
VLDT0
R46 49.9RST R40 49.9RST
C202
C133
X0.22u
X_224P
HYPER TRANSPORT - LINK0
C184
C135
X0.22u
224P
VLDT0_B6 VLDT0_B5 VLDT0_B4 VLDT0_B3 VLDT0_B2 VLDT0_B1 VLDT0_B0
L0_CADOUT_H15
L0_CADOUT_L15
L0_CADOUT_H14
L0_CADOUT_L14
L0_CADOUT_H13
L0_CADOUT_L13
L0_CADOUT_H12
L0_CADOUT_L12
L0_CADOUT_H11
L0_CADOUT_L11
L0_CADOUT_H10
L0_CADOUT_L10
L0_CADOUT_H9
L0_CADOUT_L9
L0_CADOUT_H8
L0_CADOUT_L8
L0_CADOUT_H7
L0_CADOUT_L7
L0_CADOUT_H6
L0_CADOUT_L6
L0_CADOUT_H5
L0_CADOUT_L5
L0_CADOUT_H4
L0_CADOUT_L4
L0_CADOUT_H3
L0_CADOUT_L3
L0_CADOUT_H2
L0_CADOUT_L2
L0_CADOUT_H1
L0_CADOUT_L1
L0_CADOUT_H0
L0_CADOUT_L0 L0_CLKOUT_H1
L0_CLKOUT_L1
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CTLOUT_H1
L0_CTLOUT_L1
L0_CTLOUT_H0
L0_CTLOUT_L0
Title Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan
3
2
http://www.msi.com.tw
C197
C183
224P
224P
VLDT0
AH29 AH27 AG28 AG26 AF29 AE28 AF25
N26 N27 L25 M25 L26 L27 J25 K25 G25 H25 G26 G27 E25 F25 E26 E27 N29 P29 M28 M27 L29 M29 K28 K27 H28 H27 G29 H29 F28 F27 E29 F29
J26 J27 J29 K29
N25 P25 P28 P27
CADOP15
CADON15
CADOP14
CADON14
CADOP13
CADON13
CADOP12
CADON12
CADOP11
CADON11
CADOP10
CADON10
CADOP9
CADON9
CADOP8
CADON8
CADOP7
CADON7
CADOP6
CADON6
CADOP5
CADON5
CADOP4
CADON4
CADOP3
CADON3
CADOP2CADIP2
CADON2
CADOP1
CADON1
CADOP0
CADON0
CLKOP1 CLKON1 CLKOP0 CLKON0
CTLOP0 CTLON0
C45
475P/0805
CLKOP1 11 CLKON1 11 CLKOP0 11 CLKON0 11
CTLOP0 11 CTLON0 11
VLDT0 5
CADOP[0..15] 11 CADON[0..15] 11CADIN[0..15]11
Micro Star Restricted Secret
K8 DDR & HT
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
1
Rev
0A
435
of
Page 5
5
4
3
VCCA_PLL trace length from the VR1 to the PGA must be 0.75".
2
1
Place al filters close to the PGA.
Keep all power and signal trce away from the VR1.
Place a cut in the GND plane around the
D D
LAYOUT: Route VDDA trace approx. 50 mils wide (use 2x25 mil traces to exit ball field) and 500 mils long.
VDDA_25
FB1 180nH/1210
CPU_VDDA_25
C50 475P/0805
C43 392P
VCCA_PLL regulator circuit.
C40 224P
VCC2_5
R84
C94 106P/1206
Near SB/VT8235
1K
THRMTRIP# 30
AH25
C25 X_102P
CPU_GD30
R47 44.2RST
C C
-LDTSTOP
PS_ON#A31
B B
HDT Connectors
DBREQ_L DBRDY TMS TCK TRST_L TDI
NC_AJ18 NC_AH18 NC_AG18 NC_AG17 NC_C19 NC_D18
A A
NC_D20 NC_B19 NC_C21
PS_ON#A
5
R16
Q5 NDS7002AS
R36 56 R37 1K
1 2 3 4 5 6 7 8
RN38 8P4R-56
1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8
R79 1K
VCC2_5
1K
Place near CPU in 1" , Routed => 5:10/Trace:Space , Same Length
VCC2_5
RN4 8P4R-1K
8P4R-1K RN39
VLDT0
VLDT04
R44 44.2RST
8/28 AMD CHANGE THE PULL-UP POWER
VDD_25_SUS
4
C47 102P
C406
X_102P
C48
102P
VDD_25_SUS
VDDIO_SENSE
Near CPU in 0.5" .
-CPURST31
-LDTSTOP11,17
COREFB_H29
COREFB_L29
Differential , "10:10:5:10:10" .
CPUCLK0_H7
CPUCLK0_L7
3
C46 392P
C49 392P
VTT_DDR_SUS
VCC2_5
L0_REF1 L0_REF0
R45
R38 820 R43 820
R83 1K R74 1K
CPU_GD
VDDIO_SENSE
169RST
RN3
1 2
3 4
5 6
7 8
CLKIN_H
CLKIN_L
NC_AJ23 NC_AH23
DBRDY
TMS TCK TRST_L TDI
NC_C18
NC_A19
NC_AE23 NC_AF23 NC_AF22 NC_AF21
8P4R-1K
VDDA1
AJ25
VDDA2
AF20
RESET_L
AE18
PWROK
AJ27
LDTSTOP_L
AF27
L0_REF1
AE26
L0_REF0
A23
COREFB_H
A24
COREFB_L
B23
CORE_SENSE
AE12
VDDIOFB_H
AF12
VDDIOFB_L
AE11
VDDIO_SENSE
AJ21
CLKIN_H
AH21
CLKIN_L
AJ23
NC_AJ23
AH23
NC_AH23
AE24
NC_AE24
AF24
NC_AF24
C16
VTT_A5
AG15
VTT_B5
AH17
DBRDY
C15
NC_C15
E20
TMS
E17
TCK
B21
TRST_L
A21
TDI
C18
NC_C18
A19
NC_A19
A28
KEY1
AJ28
KEY0
AE23
NC_AE23
AF23
NC_AF23
AF22
NC_AF22
AF21
NC_AF21
C1
FREE29
J3
FREE31
R3
FREE33
AA2
FREE35
D3
FREE1
AG2
FREE37
B18
FREE4
AH1
FREE38
AE21
FREE41
C20
FREE7
AG4
FREE11
C6
FREE12
AG6
FREE13
AE9
FREE14
AG9
FREE40
123456789101112131415
123456789101112131415
U6C
THERMTRIP_L
THERMDA THERMDC
VID4 VID3 VID2 VID1 VID0
NC_AG18 NC_AH18 NC_AG17
NC_AJ18
G_FBCLKOUT_H
G_FBCLKOUT_L
DBREQ_L
NC_D20 NC_C21 NC_D18 NC_C19 NC_B19
TDO
NC_AF18
RSVD_SCL RSVD_SDA
FREE26 FREE28 FREE30 FREE32 FREE34 FREE36 FREE10 FREE18 FREE19 FREE42 FREE24 FREE25 FREE27
2
A20 A26
A27 AG13
AF14 AG14 AF15 AE15
AG18 AH18 AG17 AJ18
AH19 AJ19
AE19 D20
C21 D18 C19 B19
A22
AF18
D22 C22
B13 B7 C3 K1 R2 AA3 F3 C23 AG7 AE22 C24 A25 C9
16
Title
16
Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw
THRMTRIP# THERMDA_CPU
VID4 VID3 VID2 VID1 VID0
NC_AG18 NC_AH18 NC_AG17 NC_AJ18
FBCLKOUT_H
R48
80.6RST
FBCLKOUT_L
Zdiff = 80 ohm
DBREQ_L NC_D20
NC_C21 NC_D18 NC_C19 NC_B19
TDO
VID0 VID2 VID1 VID3
VID4
THERMDA_CPU 27
VID[4..0] 29
LAYOUT: Route FBCLKOUT_H/L d if fe re n ti al ly with 20/8/5/8/20 spacing and trace width. ( In CPU breakout => routed 5:5:5 )
8/28 AMD CHANGE THE PULL-UP POWER
VDD_25_SUS
R89 1K
RN6
7 8 5 6 3 4 1 2
X_8P4R-4.7K
R39 X_4.7K
Micro Star Restricted Secret
K8 HDT & MISC
MS-7010
Last Revision Date:
Sheet
1
VCC2_5
C36
C38
104P
475P/0805
Tuesday, September 02, 2003
535
of
Rev
0A
Page 6
5
4
3
2
1
U6E
171819
VSS93 VSS94 VSS95 VSS96 VSS97 VSS98
VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS189 VSS190 VSS191 VSS192 VSS194 VSS195 VSS196 VSS197 VSS198 VSS199 VSS223 VSS201 VSS202 VSS203 VSS204 VSS205
20
GND
20
GROUND
L28 R28 W28 AC28 AF28 AH28 C29 F2 H2 K2 M2 P2 T2 V2 Y2 AB2 AD2 AH2 B4 AH4 B6 G6 J6 L6 N6 R6 U6 AA6 AC6 AH6 F7 H7 K7 M7 P7 T7 V7 AB7 AD7 B8 G8 J8 L8 N8 R8 U8 W8 AC8 AH8 F9 H9 K9 M9 P9 T9 V9 Y9 AD9 B10 G10 J10 L10 N10 R10 U10 W10 AC10 AH10 F11 H11 K11 Y11 AB11 AD11 B12 G12 AA12 AC12 AH12 F13 H13 K13 Y13 AB13 AD13 AF17 G14 J14 AA14 AC14 AE14 D16 E15 K15 AB15 AD15 AH14 E16 G16 J16 AA16 AC16 AE29 AJ26 E18 F17 H17 K17 Y17
GND
VCORE
AC15
AB14
AA15
AB16
AA17 AC17 AE17
AB18 AD18 AG19
AC19 AA19
AB20 AD20
W21 AA21 AC21
M22
AB22 AD22
G23
W23 AA23 AC23
M24
AB24 AD24 AH24 AE25
H18 B20 E21 H22
H24 F26
V10 G13 K14 Y14
G15
H16 K16 Y16
G17
F18 K18 Y18
E19 G19
F20 H20 K20 M20 P20 T20 V20 Y20
G21
N21 R21 U21
F22 K22
P22 T22 V22 Y22
E23
N23 R23 U23
B24 D24 F24 K24
P24 T24 V24 Y24
K26 P26 V26
VDDIO1 VDDIO2 VDDIO3 VDDIO4 VDDIO5 VDDIO7 VDDIO8
VDDIO9 VDDIO10 VDDIO11 VDDIO12 VDDIO13 VDDIO14 VDDIO15 VDDIO16 VDDIO17 VDDIO18 VDDIO19 VDDIO20 VDDIO21 VDDIO22 VDDIO23 VDDIO24 VDDIO25 VDDIO26 VDDIO27 VDDIO28 VDDIO29 VDDIO30 VDDIO31 VDDIO32 VDDIO33 VDDIO34 VDDIO35 VDDIO36 VDDIO37 VDDIO38 VDDIO39 VDDIO40 VDDIO41 VDDIO42 VDDIO43 VDDIO44 VDDIO45 VDDIO46 VDDIO47 VDDIO48 VDDIO49 VDDIO50
VDDIO6
VDD96 VDD97 VDD98
VDD99 VDD100 VDD101 VDD102 VDD103 VDD104 VDD105 VDD106 VDD107 VDD108 VDD109 VDD110 VDD111 VDD112 VDD113 VDD114 VDD115 VDD116 VDD117 VDD118 VDD119 VDD120 VDD121 VDD122 VDD123 VDD124 VDD125 VDD126 VDD127 VDD128 VDD129 VDD130 VDD131 VDD132 VDD133
VDD93
VDD94
VDD95
VDD_25_SUS
E4 G4 J4 L4 N4 U4 W4 AA4 AC4 AE4 D5 AF5 F6 H6 K6 M6 P6 T6 V6 Y6 AB6 AD6 D7 G7 J7 AA7 AC7 AF7 F8 H8 AB8 AD8 D9 G9 AC9 AF9 F10 AD10 D11 AF11 F12 AD12 D13 AF13 F14 AD14 F16 AD16 D15 R4
N28 U28 AA28 AE27 R7 U7 W7 K8 M8 P8 T8 V8 Y8 J9 N9 R9 U9 W9 AA9 H10 K10 M10 P10 T10 Y10 AB10 G11 J11 AA11 AC11 H12 K12 Y12 AB12 J13 AA13 AC13 H14 AB26 E28 J28
4
U6D
L7
VDD1 VDD2 VDD3 VDD4 VDD5 VDD6
J23
VDD7 VDD8 VDD9
N7
VDD10
L9
VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17
J15
VDD18 VDD19 VDD20 VDD21 VDD22 VDD23 VDD24
J17
VDD25 VDD26 VDD27 VDD28 VDD29 VDD30 VDD31 VDD32 VDD33 VDD34 VDD35 VDD36 VDD39 VDD38
J19
VDD37 VDD40 VDD41 VDD42 VDD43 VDD44 VDD45 VDD46 VDD47 VDD48 VDD49 VDD50
J21
VDD51
L21
VDD52 VDD53 VDD54 VDD55 VDD56 VDD57 VDD58 VDD59 VDD60 VDD61 VDD62 VDD63 VDD64 VDD65 VDD66 VDD67 VDD68 VDD69
L23
VDD70 VDD71 VDD72 VDD73 VDD74 VDD75 VDD76 VDD77 VDD78 VDD79 VDD80 VDD81 VDD82 VDD83 VDD84 VDD85 VDD86 VDD87 VDD88 VDD89 VDD90 VDD91 VDD92
POWER
B2
VSS1
AH20
VSS3
AB21
VSS4
W22
VSS5
M23
VSS6
L24
VSS7
AG25
VSS8
AG27
VSS9
GND
AA10
AE16
AA20 AC20 AE20
AG20
AJ20
AD21
AG21
AG29
AA22 AC22
AG22
AH22
AJ22
AB23 AD23
AG23
AA24 AC24
AG24
AJ24
AD26 AF26 AH26
AB17 AD17
AA18 AC18
AB19 AD19 AF19
AF2
AA8 AB9
G20 R20 U20 W20
D21 H21 M21
G22
N22 R22 U22
D23 H23
G24 N24
R24 U24 W24
C25 D26
H26 M26
C27 D28
G28 H15
G18
D19 H19
N20
D2
VSS10 VSS11
W6
VSS12
Y7
VSS13 VSS14 VSS15 VSS16
J12
VSS17
B14
VSS18
Y15
VSS19 VSS20
J18
VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31
F21
VSS32 VSS33
K21
VSS34 VSS35
P21
VSS36
T21
VSS37
V21
VSS38
Y21
VSS39 VSS40 VSS41
B22
VSS42
E22
VSS43 VSS44
J22
VSS45
L22
VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56
F23
VSS57 VSS58
K23
VSS59
P23
VSS60
T23
VSS61
V23
VSS62
Y23
VSS63 VSS64 VSS65 VSS66
E24
VSS67 VSS68
J24
VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77
B25
VSS78 VSS79
B26
VSS80 VSS81 VSS82 VSS83
T26
VSS84
Y26
VSS85 VSS86 VSS87 VSS88 VSS89
B28
VSS90 VSS91 VSS92
F15
VSS187 VSS188 VSS206 VSS207
B16
VSS208 VSS209 VSS210 VSS211 VSS212
F19
VSS213 VSS214
K19
VSS215
Y19
VSS216 VSS217 VSS218 VSS219
J20
VSS220
L20
VSS221 VSS222
171819
GNDGNDGND
5
D D
C C
B B
A A
VCORE
EMI
LAYOUT: Place 1 capacitor every 1-1.5" along VDD_CORE perimiter.
VCORE
C106
C113 103P
C109 224P
105P
GND
C56 X_6.8pF
VCORE
Place on CPU Solder side
C415
C99
X_0.22u/BOT
224P
LAYOUT: Place 6 EMI capsalong bottom right sid e of Clawhammer, 2 in middle of HT link, and 12 along
VDD_25_SUS
C226
VDD_25_SUS
C238
bottom left side of Claw-
VCORE
C414
C419
C409
X_6.8pF/BOT
X_6.8pF/BOT
C411
C405
X_6.8pF/BOT
X_6.8pF/BOT
LAYOUT: Place beside processor.
C73
224P
224P
224P
C149
105P
C139
C120
X_475P/0805
X_475P/0805
GND
C156
224P
C147
VDD_25_SUS
C219
3
224P
X_0.22uF
C136
GND
{nopop}
hammer.
X_6.8pF/BOT
224P
C102
GND
105P
C421
{nopop}
X_6.8pF/BOT
X_6.8pF/BOT
LAYOUT: Place beside DDR slots.
X_6.8pF/BOT
VDD_25_SUS
C62
473P
{nopop}
X_6.8pF/BOT
C125
GND
C417
C407
C410
VDD_25_SUS
105P
C111
C93 X_0.22u/BOT
C420
{nopop}
X_6.8pF/BOT
GND
473P
105P
C142
GND
LAYOUT: Place 1000pF capacitors between VRM & CPU.
2
Micro Star Restricted Secret
Title Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw
K8 POWER & GND
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
1
635
Rev
0A
of
Page 7
5
4
3
2
1
VCC3
FB3 X_120S/0805 C258 104P
D D
C C
B B
CP4
X_COPPER
C313 104P
C277 104P
CLKVCC3
C259 104P
C279 104P
CLKVCC3
C278 104P
C255 475P/0805
CLKVCC3
C311 104P
R181 10K
CLKVCC3
C280 104P
C282 104P
C312 104P
U13
46
VDDREF
9
VDDPCI
16
VDDPCI
19
VDDPCI
38
VDDCPU
35
VDDCPU
10
GND
47
GND
15
~*ModeB/PCICLK7/HTTCLK1
GND
20
GND
34
GND
39
GND
32
PD#*
2
VDDREF
29
AVDD48
43
VDDA
5
GND
27
GND
30
GND
33
GND
42
GND
ICS950403_SSOP48
*FS0/REF0 FS1/REF1* FS2/REF2*
48MHz/FS3**
*ModeA/HTTCLK0
~PCICLK8/HTTCLK2 ~PCICLK9/HTTCLK3
PCICLK10
PCICLK0
PCICLK1 ~PCICLK2 ~PCICLK3
~PCICLK_F
PCICLK4
PCICLK5
24_48MHZ/SEL24_48#*~
SDATA
SCLK
CPUCLK8T0 CPUCLK8C0
CPUCLK8T1 CPUCLK8C1
~PCICLK6
RESET#
CLKX1
CLKX2
FS0
1
FS1
48
FS2
45
CLKX1
3
X1
CLKX2
4
X2
FS3
31
-SEL_66
6
HT_66_0
7
HT_66_1
8
HT_66_2
11 12 13 14 17 18
23 21 22
SEL_24
28
SMBDATA1
26
SMBCLK1
25 41
40 37
36
24
SPREAD
44
-SEL_66
C297 10P
X1 14.318MHZ
C295 10P
R235 22 R178 22 R195 22
R180 33
7 8 5 6 3 4 1 2 7 8 5 6 3 4 1 2
7 8 5 6 3 4 1 2
R196 33
R191 15RST R192 15RST
R239 22 R177 10K
R243 10K
RN81 8P4R-22
RN80 8P4R-22
RN79 8P4R-22
SB_OSC14 AUD_CLK APICCLK
VCLK GCLK_SLOT
GCLK_NB PCICLK6 PCICLK4
PCICLK3 PCICLK1
PCICLK2 1394_PCLK
SB_PCLK SIO48M
CPUCLK0_H CPUCLK0_L
MINI_PCLK
SB_OSC14 16 AUD_CLK 21 APICCLK 17
USBCLK_SB 15
VCLK 17 GCLK_SLOT 14
GCLK_NB 12 PCICLK6 26 PCICLK4 18
PCICLK3 18 PCICLK1 18
PCICLK2 18 1394_PCLK 20 SB_PCLK 17
SIO48M 26 SMBDATA1 8,16,30
SMBCLK1 8,16,30
CPUCLK0_H 5 CPUCLK0_L 5
MINI_PCLK 19 FP_RST# 30,31
3825.65
7089.39
3673.93
1926.42
7567.85
3576.26
7522.82
10029.25
7036.71
7051.56
7053.45
7068.48
10082.15
10075.8
5256.1
9658.9
9645.87
7109.37
CPUCLK0_H CPUCLK0_L
SEL_24 FS3 FS2 FS1 FS0
FS3 FS2 FS1 FS0
HT_66_0
VCLK GCLK_SLOT GCLK_NB
USBCLK_SB SIO48M SB_OSC14 APICCLK
SB_PCLK 1394_PCLK PCICLK2 PCICLK1
PCICLK4
PCICLK6
PCICLK3
MINI_PCLK
C275 X_5P C276 X_5P
R194 10K R179 10K R174 X_10K R176 X_10K R236 X_10K
R193 X_10K R175 10K R197 10K R231 10K
R242 10K
C326 X_10P C327 X_10P C328 X_10P
CN25
1 2 3 4 5 6 7 8
X_8P4C-10P
CLKVCC3
X_10PC274 X_10PC273 X_10PC305 X_10PC272
X_10PC324 X_10PC323 X_10PC325 X_10PC315
Input Configuration
FS3 FS2 FS1 FS0
1 0 0 0
0 1 1 1
0 1 1 0
A A
0 1 0 1 0 1 0 0 0 0 1 1 0 0 1 0 0 0 0 1 0 0 0 0
5
Clock Generator Output
CPU (MHz)
PCI33 (MHz)
150
200.40
166.70
133.50
202
168.00 X1/6
133.90
100.90 33.63
PCI33_HT66 (MHz)
33.33
33.33 or 66.66
33.33 33.33 or 66.66
33.33 33.33 or 66.66
33.33 33.33 or 66.66
36.56100.20
30.00
73.12
60.00 X1/6
X1/6
X1/3
67.27
4
ModeA ModeB Pin7
00
0
1 11
1
0
HTTCLK0
HTTCLK0
HTTCLK0 HTTCLK0
HTTCLK1
HTTCLK1
PCICLK7 PCICLK8 HTTCLK1
SER_24 Pin28
24MHz
1
48MHz
0
3
2
Pin8 Pin11 HTTCLK2
HTTCLK2
PCICLK9
HTTCLK3
PCICLK9
PCICLK8
PCICLK9
Title Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw
Micro Star Restricted Secret
Clock Synthesizer
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
735
1
of
Rev
0A
Page 8
5
VDD_25_SUS
DDR_VREF
DR_MD[63..0]
R124 4.7K
-MSWEA4,9
DR_MD0 DR_MD1 DR_MD2 DR_MD3 DR_MD4 DR_MD5 DR_MD6 DR_MD7 DR_MD8 DR_MD9 DR_MD10 DR_MD11 DR_MD12 DR_MD13 DR_MD14 DR_MD15 DR_MD16 DR_MD17 DR_MD18 DR_MD19 DR_MD20 DR_MD21 DR_MD22 DR_MD23 DR_MD24 DR_MD25 DR_MD26 DR_MD27 DR_MD28 DR_MD29 DR_MD30 DR_MD31 DR_MD32 DR_MD33 DR_MD34 DR_MD35 DR_MD36 DR_MD37 DR_MD38 DR_MD39 DR_MD40 DR_MD41 DR_MD42 DR_MD43 DR_MD44 DR_MD45 DR_MD46 DR_MD47 DR_MD48 DR_MD49 DR_MD50 DR_MD51 DR_MD52 DR_MD53 DR_MD54 DR_MD55 DR_MD56 DR_MD57 DR_MD58 DR_MD59 DR_MD60 DR_MD61 DR_MD62 DR_MD63
WP1
-MSWEA
2
DQ0
4
DQ1
6
DQ2
8
DQ3
94
DQ4
95
DQ5
98
DQ6
99
DQ7
12
DQ8
13
DQ9
19
DQ10
20
DQ11
105
DQ12
106
DQ13
109
DQ14
110
DQ15
23
DQ16
24
DQ17
28
DQ18
31
DQ19
114
DQ20
117
DQ21
121
DQ22
123
DQ23
33
DQ24
35
DQ25
39
DQ26
40
DQ27
126
DQ28
127
DQ29
131
DQ30
133
DQ31
53
DQ32
55
DQ33
57
DQ34
60
DQ35
146
DQ36
147
DQ37
150
DQ38
151
DQ39
61
DQ40
64
DQ41
68
DQ42
69
DQ43
153
DQ44
155
DQ45
161
DQ46
162
DQ47
72
DQ48
73
DQ49
79
DQ50
80
DQ51
165
DQ52
166
DQ53
170
DQ54
171
DQ55
83
DQ56
84
DQ57
87
DQ58
88
DQ59
174
DQ60
175
DQ61
178
DQ62
179
DQ63
90
WP(NC)
63
WE#
1
VREF
9
NC2
101
NC3
102
NC4
DR_MD[63..0]9,10
D D
C C
B B
Place 104p Cap. near the DIMM
VDD_25_SUS
738467085
108
120
148
168223054627796
VDD0
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDDQ0
VDDQ1
SLAVE ADDRESS = 1010000B
VSS0
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
3111826344250586674818993
4
SYSTEM MEMORY
104
112
128
136
143
156
164
172
1801582
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
184
PIN
DDR DIMM
SOCKET
NC(RESET#)
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
100
116
124
132
139
145
152
160
176
VDDID
VDDQ15
CS0# CS1# CS2# CS3#
DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS8
FETEN
A10_AP
A11 A12 A13
BA0 BA1 BA2 SCL
SDA
SA0 SA1 SA2
CB0 CB1 CB2 CB3 CB4 CB5 CB6 CB7
CK0(DU) CK0#(DU) CK1(CK0)
CK1#(CK0#)
CK2(DU) CK2#(DU)
NC5
CKE0 CKE1 CAS# RAS#
DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 DM8
VSS21
184
VDDSPD
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
157 158 71 163
5 14 25 36 56 67 78 86 47
167 48
43 41 130 37 32 125 29 122 27 141 118 115 103
59 52 113 92 91 181 182 183
44 45 49 51 134 135 142 144
16 17 137 138 76 75
173 10
MCKE0
21
MCKE1
111
-MSCASA
65
-MSRASA
154
DR_MEMDM0
97
DR_MEMDM1
107
DR_MEMDM2
119
DR_MEMDM3
129
DR_MEMDM4
149
DR_MEMDM5
159
DR_MEMDM6
169
DR_MEMDM7
177 140
DDR1 DDR400-CH
-MCS0
-MCS1
-DR_MDQS0
-DR_MDQS1
-DR_MDQS2
-DR_MDQS3
-DR_MDQS4
-DR_MDQS5
-DR_MDQS6
-DR_MDQS7
MAA13 MAA0
MAA1 MAA2 MAA3 MAA4 MAA5 MAA6 MAA7 MAA8 MAA9 MAA10 MAA11 MAA12
SMBCLK1 SMBDATA1
MEMCLK_H5 MEMCLK_L5 MEMCLK_H0 MEMCLK_L0 MEMCLK_H7 MEMCLK_L7
-MCS0 4,9
-MCS1 4,9
-DR_MDQS0 9,10
-DR_MDQS1 9,10
-DR_MDQS2 9,10
-DR_MDQS3 9,10
-DR_MDQS4 9,10
-DR_MDQS5 9,10
-DR_MDQS6 9,10
-DR_MDQS7 9,10
MAA[13..0]
MAA[13..0] 4,9
MEMBANKA0 4,9 MEMBANKA1 4,9
SMBCLK1 7,16,30 SMBDATA1 7,16,30
MEMCLK_H5 4,9 MEMCLK_L5 4,9 MEMCLK_H0 4,9 MEMCLK_L0 4,9 MEMCLK_H7 4,9 MEMCLK_L7 4,9
MCKE0 4,9 MCKE1 4,9
-MSCASA 4,9
-MSRASA 4,9
DR_MEMDM[7..0]
3
VDD_25_SUS
Place 104p and 1000p Cap. near the DIMM
DR_MEMDM[7..0] 9,10
R132 4.7K
-MSWEB4,9
C29 104P
DR_MD0 DR_MD1 DR_MD2 DR_MD3 DR_MD4 DR_MD5 DR_MD6 DR_MD7 DR_MD8 DR_MD9 DR_MD10 DR_MD11 DR_MD12 DR_MD13 DR_MD14 DR_MD15 DR_MD16 DR_MD17 DR_MD18 DR_MD19 DR_MD20 DR_MD21 DR_MD22 DR_MD23 DR_MD24 DR_MD25 DR_MD26 DR_MD27 DR_MD28 DR_MD29 DR_MD30 DR_MD31 DR_MD32 DR_MD33 DR_MD34 DR_MD35 DR_MD36 DR_MD37 DR_MD38 DR_MD39 DR_MD40 DR_MD41 DR_MD42 DR_MD43 DR_MD44 DR_MD45 DR_MD46 DR_MD47 DR_MD48 DR_MD49 DR_MD50 DR_MD51 DR_MD52 DR_MD53 DR_MD54 DR_MD55 DR_MD56 DR_MD57 DR_MD58 DR_MD59 DR_MD60 DR_MD61 DR_MD62 DR_MD63
WP2
-MSWEB
DDR_VREF
C21 X_102P
2
VDD_25_SUS
738467085
108
120
148
168223054627796
VDD0
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDDQ0
VDDQ1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VDDQ2
VSS8
2
DQ0
4
DQ1
6
DQ2
8
DQ3
94
DQ4
95
DQ5
98
DQ6
99
DQ7
12
DQ8
13
DQ9
19
DQ10
20
DQ11
105
DQ12
106
DQ13
109
DQ14
110
DQ15
23
DQ16
24
DQ17
28
DQ18
31
DQ19
114
DQ20
117
DQ21
121
DQ22
123
DQ23
33
DQ24
35
DQ25
39
DQ26
40
DQ27
126
DQ28
127
DQ29
131
DQ30
133
DQ31
53
DQ32
55
DQ33
57
DQ34
60
DQ35
146
DQ36
147
DQ37
150
DQ38
151
DQ39
61
DQ40
64
DQ41
68
DQ42
69
DQ43
153
DQ44
155
DQ45
161
DQ46
162
DQ47
72
DQ48
73
DQ49
79
DQ50
80
DQ51
165
DQ52
166
DQ53
170
DQ54
171
DQ55
83
DQ56
84
DQ57
87
DQ58
88
DQ59
174
DQ60
175
DQ61
178
DQ62
179
DQ63
90
WP(NC)
63
WE#
1
VREF
9
NC2
101
NC3
SLAVE ADDRESS = 1010001B
102
NC4
VSS0
VSS1
3111826344250586674818993
104
112
128
136
143
156
164
172
1801582
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15
184
PIN
DDR DIMM
SOCKET
CK0(DU) CK0#(DU) CK1(CK0)
CK1#(CK0#)
CK2(DU) CK2#(DU)
NC(RESET#)
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
100
116
124
132
139
145
152
160
176
VDDID
CS0# CS1# CS2# CS3#
DQS0 DQS1 DQS2 DQS3 DQS4 DQS5 DQS6 DQS7 DQS8
FETEN
A10_AP
BA0 BA1 BA2 SCL SDA SA0 SA1 SA2
CB0 CB1 CB2 CB3 CB4 CB5 CB6 CB7
NC5
CKE0 CKE1 CAS# RAS#
DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 DM8
184
VDDSPD
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9
A11 A12 A13
157 158 71 163
-DR_MDQS0
5
-DR_MDQS1
14
-DR_MDQS2
25
-DR_MDQS3
36
-DR_MDQS4
56
-DR_MDQS5
67
-DR_MDQS6
78
-DR_MDQS7
86 47
167 48
43 41 130 37 32 125 29 122 27 141 118 115 103
59 52 113 92 91 181 182 183
44 45 49 51 134 135 142 144
MEMCLK_H4
16
MEMCLK_L4
17
MEMCLK_H1
137
MEMCLK_L1
138
MEMCLK_H6
76
MEMCLK_L6
75 173
10 21
111 65 154
DR_MEMDM0
97
DR_MEMDM1
107
DR_MEMDM2
119
DR_MEMDM3
129
DR_MEMDM4
149
DR_MEMDM5
159
DR_MEMDM6
169
DR_MEMDM7
177 140
DDR2 DDR400-CH
-MCS2
-MCS3
MAB13 MAB0
MAB1 MAB2 MAB3 MAB4 MAB5 MAB6 MAB7 MAB8 MAB9 MAB10 MAB11 MAB12
SMBCLK1 SMBDATA1
MCKE0 MCKE1
-MSCASB
-MSRASB
1
VDD_25_SUS
-MCS2 4,9
-MCS3 4,9
MAB[13..0] 4,9
MEMBANKB0 4,9 MEMBANKB1 4,9
MEMCLK_H4 4,9 MEMCLK_L4 4,9 MEMCLK_H1 4,9 MEMCLK_L1 4,9 MEMCLK_H6 4,9 MEMCLK_L6 4,9
-MSCASB 4,9
-MSRASB 4,9
VDD_25_SUS
A A
R32 1KST
R29 1KST
C35 104P
DDR_VREF
C22 104P
5
DDR_VREF 4
Micro Star Restricted Secret
Title Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan
4
3
2
http://www.msi.com.tw
System Memory : DDR DIMM 1
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
1
835
Rev
0A
of
Page 9
5
4
3
2
1
DDR Terminations
Ver:0B
VTT_DDR_SUS VTT_DDR_SUS
D D
DR_MD59
DR_MD63 DR_MD58 DR_MD62
-DR_MDQS7
DR_MEMDM7 DR_MD57 DR_MD61 DR_MD56
DR_MD60 DR_MD51 DR_MD55 DR_MD50
C C
B B
-MSCASA4,8
-MSWEB4,8
-MSCASB4,8
-MSWEA4,8
-MSRASA4,8
-MSRASB4,8
DR_MD54
-DR_MDQS6 DR_MEMDM6 MAA13
MAB13 DR_MD53 DR_MD52 DR_MD49
DR_MD48 DR_MD47 DR_MD46 DR_MD43
DR_MD42 DR_MEMDM5
-DR_MDQS5
-MCS0
-MCS04,8
-MCS2
-MCS24,8
-MCS3
-MCS34,8
-MCS1
-MCS14,8
-MSCASA
DR_MD41
-MSWEB
-MSCASB DR_MD45
-MSWEA
-MSRASA
-MSRASB DR_MD44
R127 47
RN65 8P4R-47
7 8 5 6 3 4 1 2
RN62 8P4R-47
7 8 5 6 3 4 1 2
RN59 8P4R-47
7 8 5 6 3 4 1 2
RN56 8P4R-47
7 8 5 6 3 4 1 2
RN54 8P4R-47
7 8 5 6 3 4 1 2
RN52 8P4R-47
7 8 5 6 3 4 1 2
RN50 8P4R-47
7 8 5 6 3 4 1 2
RN48 8P4R-47
7 8 5 6 3 4 1 2
RN46 8P4R-47
7 8 5 6 3 4 1 2
RN45 8P4R-47
7 8 5 6 3 4 1 2
MEMBANKA04,8
MEMBANKB04,8
MEMBANKB14,8 MEMBANKA14,8
DR_MD40 DR_MD39 DR_MD35
DR_MD38 DR_MD34 DR_MEMDM4
-DR_MDQS4 DR_MD37 DR_MD33 DR_MD36
DR_MD32
MAB10
MAB0 MAA10 MAA0
MAA1 MAB1 MAB2 MAA2
DR_MD31 DR_MD27 DR_MD30 DR_MD26
MAB3 MAA3 DR_MEMDM3 MAA4
-DR_MDQS3 DR_MD25 MAB4 MAA6
DR_MD29 DR_MD28 MAA5 MAA8
DR_MD24 MAB6 MAB5 DR_MD19
VTT_DDR_SUS
RN43 8P4R-47
7 8 5 6 3 4 1 2
RN41 8P4R-47
7 8 5 6 3 4 1 2
RN37 8P4R-47
7 8 5 6 3 4 1 2
RN36 8P4R-47
7 8 5 6 3 4 1 2
RN35 8P4R-47
7 8 5 6 3 4 1 2
RN34 8P4R-47
7 8 5 6 3 4 1 2
RN33 8P4R-47
7 8 5 6 3 4 1 2
RN31 8P4R-47
7 8 5 6 3 4 1 2
RN29 8P4R-47
7 8 5 6 3 4 1 2
RN27 8P4R-47
7 8 5 6 3 4 1 2
RN24 8P4R-47
7 8 5 6 3 4 1 2
-MCS2
-MCS24,8
DR_MD23 MAA7 MAA9 MAA11
MAA12 MAB7 MAB8 DR_MD22
DR_MD18 MAB9 DR_MEMDM2 MAB11
DR_MD21
-DR_MDQS2 DR_MD17 MAB12
DR_MD16 DR_MD20
MCKE04,8 MCKE14,8
DR_MD11 DR_MD10 DR_MD15 DR_MD14
DR_MEMDM1 DR_MD13
-DR_MDQS1 DR_MD12
DR_MD9 DR_MD8 DR_MD3 DR_MD7
DR_MD2 DR_MD6
-DR_MDQS0 DR_MEMDM0
DR_MD1 DR_MD5 DR_MD4 DR_MD0
RN21 8P4R-47
7 8 5 6 3 4 1 2
RN20 8P4R-47
7 8 5 6 3 4 1 2
RN17 8P4R-47
7 8 5 6 3 4 1 2
RN15 8P4R-47
7 8 5 6 3 4 1 2
RN13 8P4R-47
7 8 5 6 3 4 1 2
RN11 8P4R-47
7 8 5 6 3 4 1 2
RN9 8P4R-47
7 8 5 6 3 4 1 2
RN7 8P4R-47
7 8 5 6 3 4 1 2
RN5 8P4R-47
7 8 5 6 3 4 1 2
RN2 8P4R-47
7 8 5 6 3 4 1 2
-MSCASB4,8
-MSCASA4,8
-MSRASB4,8
-MSRASA4,8
-MSWEA4,8
-MSWEB4,8
MEMBANKB14,8
MEMBANKA14,8
MEMBANKB04,8
MEMBANKA04,8
-MCS3
-MCS34,8 MAB13
MAA13
MAB12 MAA12 MAB11 MAA11
MAB1 MAA1
MAB3 MAA3 MAB2 MAA2
MAB6
MAA6 MAB4 MAA4
MAB8 MAA8 MAA5 MAB5
MAA0
MAA10
MAB0 MAB10
-MSCASB
-MCS0
-MCS04,8
-MSCASA
-MCS1
-MCS14,8
MAA9 MAB9 MAB7 MAA7
-MSRASB
-MSRASA
-MSWEA
-MSWEB
MCKE14,8
MCKE04,8
CN20
8P4C-22P CN5
8P4C-22P CN14
8P4C-22P CN13
8P4C-22P CN12
8P4C-22P CN10
8P4C-22P CN15
8P4C-22P CN19
8P4C-22P CN7
8P4C-22P CN18
8P4C-22P CN16
8P4C-22P CN4
8P4C-22P
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
12 34 56 78
A A
MEMCLK_H5 MEMCLK_H4 MEMCLK_H7 MEMCLK_H6 MEMCLK_H1 MEMCLK_H0
5
R62 10P R60 10P R78 10P R77 10P R70 10P R71 10P
120RST
MEMCLK_L5 MEMCLK_L4 MEMCLK_L7
MEMCLK_L1 MEMCLK_L0
MEMCLK_L[7..0]4,8
MEMCLK_H[7..0]4,8
-DR_MDQS[7..0]8,10
4
MEMCLK_L[7..0] MEMCLK_H[7..0]MEMCLK_L6
-DR_MDQS[7..0]
3
DR_MD19
DR_MD[63..0]8,10
MAB[13..0]4,8 MAA[13..0]4,8
DR_MEMDM[7..0]8,10
DR_MD[63..0] MAB[13..0] MAA[13..0]
DR_MEMDM[7..0]
2
Micro Star Restricted Secret
Title Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw
DDR Terminations Bank 0
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
935
1
Rev
0A
of
Page 10
5
4
3
2
1
LAYOUT: Place on backside,
DDR Terminations
D D
RN8 8P4R-10
MD0
1 2
MD4
3 4
MD5
5 6
MD1
7 8
RN10 8P4R-10
MEMDM0 DR_MEMDM0
1 2
-MDQS0
3 4
MD2
5 6
MD6
7 8
RN12 8P4R-10
MD7
1 2
MD3
3 4
MD8
5 6
MD9
7 8
RN14 8P4R-10
MD12
1 2
-MDQS1 -DR_MDQS1
3 4
MEMDM1 DR_MEMDM1
5 6
MD13 DR_MD13
C C
B B
MEMDM3 DR_MEMDM3
7 8
RN16 8P4R-10
MD14
1 2
MD15
3 4
MD10
5 6
MD11
7 8
RN23 8P4R-10
MD21 DR_MD21
1 2
MEMDM2 DR_MEMDM2
3 4
MD18 DR_MD18
5 6
MD22 DR_MD22
7 8
RN18 8P4R-10
MD20
1 2
MD16
3 4
-MDQS2
5 6
MD17
7 8
RN26 8P4R-10
MD23
1 2
MD19 DR_MD19
3 4
MD24
5 6
MD28 DR_MD28
7 8
RN30 8P4R-10
MD29
1 2
MD25
3 4
-MDQS3
5 6 7 8
DR_MD0 DR_MD4 DR_MD5 DR_MD1
-DR_MDQS0 DR_MD2 DR_MD6
DR_MD7 DR_MD3 DR_MD8 DR_MD9
DR_MD12
DR_MD14 DR_MD15 DR_MD10 DR_MD11
DR_MD20 DR_MD16
-DR_MDQS2 DR_MD17
DR_MD23 DR_MD24
DR_MD29 DR_MD25
-DR_MDQS3
RN32 8P4R-10
MD26
1 2
MD30
3 4
MD27
5 6
MD31
7 8
RN40 8P4R-10
MD32
1 2
MD36
3 4
MD33
5 6
MD37
7 8
RN42 8P4R-10
-MDQS4 -DR_MDQS4
1 2
MEMDM4 DR_MEMDM4
3 4
MD34 DR_MD34
5 6
MD38 DR_MD38
7 8
RN44 8P4R-10
MD35 DR_MD35
1 2
MD39
3 4
MD40
5 6
MD44
7 8
RN47 8P4R-10
MD45
1 2
MD41
3 4
-MDQS5 -DR_MDQS5
5 6
MEMDM5 DR_MEMDM5
7 8
RN49 8P4R-10
MD42 DR_MD42
1 2
MD43
3 4
MD46 DR_MD46
5 6
MD47
7 8
RN51 8P4R-10
MD48 DR_MD48
1 2
MD49
3 4
MD52 DR_MD52
5 6
MD53 DR_MD53
7 8
RN53 8P4R-10
MEMDM6
1 2
-MDQS6
3 4
MD54
5 6
MD50 DR_MD50
7 8
RN57 8P4R-10
MD55
1 2
MD51
3 4
MD60
5 6
MD56 DR_MD56
7 8
RN60 8P4R-10
MD61
1 2
MD57
3 4
MEMDM7 DR_MEMDM7
5 6
-MDQS7 -DR_MDQS7
7 8
RN64 8P4R-10
MD62 DR_MD62
1 2
MD58
3 4
MD63
5 6
MD59
7 8
DR_MD26 DR_MD30 DR_MD27 DR_MD31
DR_MD32 DR_MD36 DR_MD33 DR_MD37
DR_MD39 DR_MD40 DR_MD44
DR_MD45 DR_MD41
DR_MD43 DR_MD47
DR_MD49
DR_MEMDM6
-DR_MDQS6 DR_MD54
DR_MD55 DR_MD51 DR_MD60
DR_MD61 DR_MD57
DR_MD58 DR_MD63 DR_MD59
evenly spaced around VTT fill.
VDD_25_SUS
VDD_25_SUS VDD_25_SUS VDD_25_SUS VDD_25_SUS VDD_25_SUS
C57
X_105P C44
105P C72
105P
C61
105P
C69
X_105P C79
105P
VTT_DDR_SUS
C18
C17
105P
X_105P
C41
C52
105P
C60
X_0.22uFC33
{nopop}
X_0.22uFC170
{nopop}
X_0.22uFC31
{nopop}
X_0.22uFC220
{nopop}
X_0.22uFC34
{nopop}
C10
105P
105P
VTT_DDR_SUS
105P
C148
X_105P
VTT_DDR_SUS
C11
X_105P
C155
X_105P
C66
C159
C96
105P C100
X_105P
C108
105P C114
X_105P
C118
105P
C122
X_105P
C124
105P
105P
105P
C75
C165
X_105P
X_105P
C82
C169
LAYOUT: Place alternating caps to GND and VDD_2.5_SUS in a single line along VTT island.
LAYOUT: Locate close to Clawhammer socket.
VTT_DDR_SUS
105P
105P
C97
C174
105P
X_105P
C128
X_105P C130
105P C137
X_105P
C145
105P
C152
X_105P
C158
105P
C163
X_105P
C104
C179
X_105P
105P
C110
C181
105P
X_105P
C115
C189
C39
X_105P
105P
106P/1206
C121
C198
C167
105P
C171
X_105P
C177
105P
C180
X_105P
C182
X_105P
C187
105P
105P
X_105P
GND
C123
C204
C12
X_105P
105P
224P
C126
C207
105P
X_105P
C129
C212
X_105P
105P
C190
X_105P
C201
105P
C206
X_105P
C209
105P
C215
X_105P
C27
105P
C131
C217
VTT_DDR_SUSVTT_DDR_SUSVTT_DDR_SUSVTT_DDR_SUSVTT_DDR_SUS
105P
C140
X_105P
GND
C13
X_105P
X_105P
GND
LAYOUT: Add 100pF and 1000pF on VTT fill near Clawhammer and near DIMMs (both sides).
VTT_DDR_SUS
5
-MDQS[7..0]
-DR_MDQS[7..0] DR_MD[63..0]
MD[63..0] MEMDM[7..0]
DR_MEMDM[7..0]
C138 475P/0805
4
3
C175 475P/0805
C203 X_475P/0805
C37
X_475P/0805
GND
C232 475P/0805
2
-MDQS[7..0]4
-DR_MDQS[7..0]8,9 DR_MD[63..0]8,9
A A
MD[63..0]4
MEMDM[7..0]4
DR_MEMDM[7..0]8,9
VTT_DDR_SUS
102P
C229
C26
224P
102P
C51
C228
GND
Title
Micro Star Restricted Secret
Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw
X_102P
DDR Terminations Bank 1
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
1
VTT_DDR_SUS
224P
C141
GND
10 35
Rev
0A
of
Page 11
A
AVDD2
B
C
K8T400M HT Interface
D
E
For K8M800 Only
VDD_12_A
A10
A24
A25
AVDD2
AGND2
A26A9B10
B23
B24
B25
B26B9C10
C11
C23
C24
C25C9D10
D11
D22
D23
D24D9E10
E11
E21
E22
E23
E24E9F10
F11
F15
F16
F19
F20
F21
F22
F23
G21
G22
H21
J11
J12
J13
J14
J15
J16
J17
K18
K21
VLDT
VSS
J10
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VSS
VSS
VSS
K4G1K10
VSS
VSS
VSS
VSS
VSS
VSS
K12
K16
K17
K23H2L10
K15
K13
K14
K11
U8A
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VLDT
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
A8
B15
A23
B8
B13
B17
B19
VSS
B21
B22C8D8
VSS
VSS
VSS
VSS
VSS
D6
D18
D20
E5E6E8F7F8
D12
D14
D16
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
J2
J21
J25
J3
J18
VSS
F12
VSS
F13
F14
F17
F18
F26
G25H1H23
VLDT
VSS
VLDT
VLDT
TCADP0 TCADP1 TCADP2 TCADP3 TCADP4 TCADP5 TCADP6 TCADP7 TCADP8
TCADP9 TCADP10 TCADP11 TCADP12 TCADP13 TCADP14 TCADP15
TCLKP0 TCLKP1
TCADN0
TCADN1
TCADN2
TCADN3
TCADN4
TCADN5
TCADN6
TCADN7
TCADN8
TCADN9 TCADN10 TCADN11 TCADN12 TCADN13 TCADN14 TCADN15
TCLKN0
TCLKN1
VSS
VSS
L11
L12
VLDT
VLDT
TCTLP
TCTLN
VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT
VSS
VSS
L13
L18
VLDT
VLDT
CADIP0
B12
CADIP1
A13
CADIP2
B14
CADIP3
A15
CADIP4
A17
CADIP5
B18
CADIP6
A19
CADIP7
B20
CADIP8
E12
CADIP9
D13
CADIP10
E14
CADIP11
D15
CADIP12
D17
CADIP13
E18
CADIP14
D19
CADIP15
E20
CLKIP0
B16
CLKIP1
E16
CTLIP0
A21
CADIN0
C12
CADIN1
A14
CADIN2
C14
CADIN3
A16
CADIN4
A18
CADIN5
C18
CADIN6
A20
CADIN7
C20
CADIN8
E13
CADIN9
C13
CADIN10
E15
CADIN11
C15
CADIN12
C17
CADIN13
E19
CADIN14
C19
CADIN15
D21
CLKIN0
C16
CLKIN1
E17
CTLIN0
A22
VDD_12_A
L21 M18 N18 N21 P18 P21 R18 T18 T21 T22 T23 T24 T25 U18 U21 U22 U23
VSS
VSS
L14
L15
K8T400M
M24
G24 M26
M25
G26
M22
G23
T26 P24 P26
K24 K26 H24 H26 R24 R22 N24 N22 L22
L24 F24 R26
P25 N26
K25 H25 R23
P22 N23
K22 H22
L26 L23
F25 B11
A12 D25
D26 C26
U24 U25 U26 V21 V22 V23 V24 V25 V26
C22
RCADP0 RCADP1 RCADP2 RCADP3 RCADP4 RCADP5 RCADP6 RCADP7 RCADP8 RCADP9 RCADP10 RCADP11 RCADP12
J24
RCADP13
J22
RCADP14 RCADP15
RCLKP0 RCLKP1
RCTLP RCADN0
RCADN1 RCADN2 RCADN3 RCADN4
J26
RCADN5 RCADN6 RCADN7 RCADN8 RCADN9 RCADN10 RCADN11 RCADN12
J23
RCADN13 RCADN14 RCADN15
RCLKN0 RCLKN1
RCTLN LDTRST
LDTSTP RPCOMP
RNCOMP RTCOMP
VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT VLDT
From Claw Hammer
4 4
CADOP[0..15]4
CLKOP04 CLKOP14
CTLOP04
CADON[0..15]4
3 3
CLKON04 CLKON14
CTLON04
-LDTRST31
-LDTSTOP5,17
2 2
CADOP0 CADOP1 CADOP2 CADOP3 CADOP4 CADOP5 CADOP6 CADOP7 CADOP8 CADOP9 CADOP10 CADOP11 CADOP12 CADOP13 CADOP14 CADOP15
CLKOP0 CLKOP1
CTLOP0
CADON0 CADON1 CADON2 CADON3 CADON4 CADON5 CADON6 CADON7 CADON8 CADON9 CADON10 CADON11 CADON12 CADON13 CADON14 CADON15
CLKON0 CLKON1
CTLON0
-LDTRST
-LDTSTOP RPCOMP
PNCOMP RTCOMP
VDD_12_A
C21
To Claw Hammer
CADIP[0..15] 4
CLKIP0 4 CLKIP1 4
CTLIP0 4
CADIN[0..15] 4
CLKIN0 4 CLKIN1 4
CTLIN0 4
PNCOMP RTCOMP
RPCOMP
VDD_12_A
C426 X_104P C173 104P
Around NB
VDD_12_A
R96 49.9RST R93 100RST R95 49.9RST
1 1
Title
Size Document Number Rev
C
A
B
C
D
Date: Sheet
{OrgName}
NORTH BRIDGE K8T400M (HT)
MS-7010
0A
11 35Tuesday, September 02, 2003
E
of
Page 12
A
B
K8T400M AGP 8X ,V-Link, Misc. Control
C
D
E
VDDQ
4 4
ST014 ST114 ST214
GAD0 GAD1 GAD2 GAD3 GAD4 GAD5 GAD6 GAD7 GAD8 GAD9 GAD10 GAD11 GAD12 GAD13 GAD14 GAD15 GAD16 GAD17 GAD18 GAD19 GAD20 GAD21 GAD22 GAD23 GAD24 GAD25 GAD26 GAD27 GAD28 GAD29 GAD30 GAD31
GC/BE#0 GC/BE#1 GC/BE#2 GC/BE#3
AD_STBS0 AD_STBF0
AD_STBS1 AD_STBF1
SBA0 SBA1 SBA2 SBA3 SBA4 SBA5 SBA6 SBA7
SB_STBS SB_STBF
ST0 ST1 ST2
AGPPCOMP AGPNCOMP
AGPVREF_GC
DBIL DBIH
A
GAD[0..31]14
3 3
GC/BE#[3..0]14
AD_STBS014 AD_STBF014
AD_STBS114 AD_STBF114
GFRAME14
GIRDY14
GTRDY14
GDEVSEL14
GSTOP14
GPAR14
RBF14
WBF14
GREQ14
2 2
GGNT14
GSERR14
GCLK_NB7
SBA[7..0]14
SB_STBS14 SB_STBF14
AGPVREF_GC14
1 1
AGP8XDET#14
DBIL14
DBIH14
AF18
GD0/FPD10
AD18
GD1/FPD11
AE18
GD2/FPDVICLK
AF17
GD3/FPD09
AD17
GD4/FPD08
AD16
GD5/FPD07
AE16
GD6/FPD06
AF16
GD7/FPD05
AF14
GD8/FPDVIDET
AD14
GD9/FPDVIHS
AD13
GD10/FPD01
AE13
GD11/FPD23
AF13
GD12/FPD00
AD12
GD13/FPD22
AF12
GD14/FPD21
AE12
GD15/FPD20
AD10
GD16/FPD18
AE10
GD17/FPD17
AF10
GD18/FPD16
AD9
GD19/FPDE
AF9
GD20/FPD14
AF8
GD21/FPCLK
AE9
GD22/FPD13
AD8
GD23/FPD15
AF6
GD24/DVP1D09
AD7
GD25
AE6
GD26/DVP1D10
AD5
GD27
AF5
GD28/DVP1D07
AF4
GD29/DVP1D06
AE4
GD30/DVP1D08
AD4
GD31/DVP1D04
AD15
GCBE0/FPD03
AF11
GCBE1/SB_DA
AD11
GCBE2/FPD19
AC7
GCBE3/DVP1D11
AF15
ADSTB0S/FPD02
AE15
ADSTB0F/FPD04
AF7
ADSTB1S/FPDET
AE7
ADSTB1F/FPD12
AC9
GFRAME/FPHS
AC10
GIRDY/SB_CK
AC14
GTRDY
AC11
GDEVSEL/FPVS
AC12
GSTOP/FPDVICLK_N
AC16
GPAR/FPDVIVS
AD6
RBF
AC1
WBF/FPCLK_N
Y1
GREQ/DVI_DDCCK
AA3
GGNT/DVI_DDCDA
AC15
GSERR/FPDVIDE
A11
GCLK
AC2
SBA0/DVP1VS
AC3
SBA1/DVP1DE
AD1
SBA2/DVP1D00
AD2
SBA3/DVP1HS
AF2
SBA4/DVP1D05
AD3
SBA5/DVP1D03
AE3
SBA6/DVP1CLK
AF3
SBA7/DVP1CLK_N
AE1
SB_STBS/DVP1D02
AF1
SB_STBF/DVP1D01
AA2
ST0
AA1
ST1/DVP1DET
AB1
ST2
V1
AGPPCOMP
W1
AGPNCOMP
AC13
AGPVREF0
AC6
AGPVREF1
Y2
AGP8XDET
AC4
DBIL
AC5
DBIH
U1
VSSQQ
VSS
VSS
VSS
VSS
T1
R11
R12
R13
R14
R15
VCC4/NC pin must NC when use K8T800
M5K8M9L8N9P9R9
N5
L5K9L9
J9
VCCQQ
VSS
VSS
VSS
VCC4/NC
VSS
VCC4/NC
VSS
VCC4/NC
VSS
VCC4/NC
VSS
VCC4/NC
VCC4/NC
VSS
P23R1R2R3R4R5R10
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
VSS
VSS
VSS
VSS
P14
P15
P16
P17
B
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
VSS
VSS
VSS
VSS
VSS
VSS
N25P5P10
P11
P12
P13
N17
VCC4/NC
VSS
N16
VCC4/NC
VSS
N15
VCC4/NC
VSS
N14
VCC4/NC
VSS
N13
VCC4/NC
VSS
N12
VCC4/NC
VSS
G2G3G4G5H3H4H5J4J5
VCC4/NC
VSS
N11
F6F2F5E1F4
N10
F1K5E4E2E3
F3
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
TVD00/DVP0D00/NC TVD01/DVP0D01/NC TVD02/DVP0D02/NC TVD03/DVP0D03/NC TVD04/DVP0D04/NC TVD05/DVP0D05/NC TVD06/DVP0D06/NC TVD07/DVP0D07/NC TVD08/DVP0D08/NC TVD09/DVP0D09/NC TVD10/DVP0D10/NC TVD11/DVP0D11/NC
TVCLKIN/DVP0DET/NC
TVCLK/DVP0DCLK/NC
VSS
VSS
VSS
VSS
VSS
VSS
M15
M16
M17
M21
M23
D1
U8B
VD0 VD1
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
VCC4/NC
VD2 VD3 VD4 VD5 VD6 VD7
VBE
VPAR
UPSTB UPSTB
DNSTB DNSTB
UPCMD DNCMD
LVREF
LCOMPP
PWRGD
PCIRST TESTIN
SUSTAT
DEBUG
AR/NC
AG/NC
AB/NC
RSET/NC HSYNC/NC VSYNC/NC
XIN/NC
INTA/NC
BISTIN/NC
SPCLK1/NC SPCLK2/NC
SPD1/NC
SPD2/NC
TVDE/DVP0DE/NC TVHS/DVP0HS/NC TVVS/DVP0VS/NC
GPO0/NC GPOUT/NC
VSS
VSS
VSS
VSS
VSS
VSS
M10
L25
M11
M12
M13
M14
K8T400M
AGPVREF_GC
C441 105P/B C235 105P
AD20 AD21 AF24 AE24 AE19 AF20 AD24 AF25
AE21 AF19
AE23 AF23
AF22 AD22
AF26 AD23
AF21 AD19 AE26 AD25 AC26 AD26 AC17
B3 A3 A2
C4 A1 B1
VLAD0 VLAD1 VLAD2 VLAD3 VLAD4 VLAD5 VLAD6 VLAD7
LVREF_NB
LCOMPP
TESTIN
DEBUG
VLAD[0..7] 17
VBE0# 17 VPAR 17
UPSTB 17 UPSTB# 17
DNSTB 17 DNSTB# 17
UPCMD 17 DNCMD 17
C211 X_102P
PWROK_NB# 16
PCIRST1# 20,26,30
SUSST# 16
R116 10K
LAYOUT: Place caps as close NB as possible
VCC2_5
TESTIN
AGPNCOMP AGPPCOMP
LCOMPP
R121 4.7K
R114 60.4RST R113 60.4RST
R118 360RST
VCC2_5
R133 3KST
R134 1KST
VDDQ
300RST
C225 104P
LVREF_NB
C224
104P
C6 E7
D3 P2
C2 P1 C1
J1 K2 K3 L4 K1 L2 L3 M4 L1 M2 M3 M1
P4 N1 N4 N3
K8T800 will be 0.625V(R155=1KST)
P3
N2 D2
VSS
VSS
L17
L16
Title
Size Document Number Rev
Custom
C
D
Date: Sheet
{OrgName}
NORTH BRIDGE K8T400M (AGP & VLINK)
MS-7010
12 35Tuesday, September 02, 2003
E
0A
of
Page 13
A
VSUS2_5
C208 X_102P
AVDD1
4 4
3 3
VCC2_5
2 2
1 1
A
AC25
AB17 AB18 AB19 AB20 AC18 AC19 AC20 AC21
W15 W16 W17 W18
W21 W22 W23 W24 W25 W26 AB2 AB3 AB4 AB5 AB6
AB9 AB10 AB15
E25 E26
V14 V15 V16 V17
R16 R17 R21 R25 T10 T11 T12 T13 T14 T15 T16 T17 U10 U11 U12 U13 U14 U15 U16 U17
W5
D5 A5 C5 B5
A6 B6
B2 C3 D4
A4 B4
A7 D7
B7 C7
V5
U8C
VSUS15/VSUS25
AVDD1 AGND1
VCCPLL1/NC VCCPLL2/NC GNDPLL1/NC GNDPLL2/NC
VCCPLL3/NC GNDPLL3/NC
DACVDD/NC GNDDAC1/NC GNDDAC2/NC
VCCRGB/NC GNDRGB/NC
NC NC
VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2
VSS/NC VSS/NC VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
K8T400M
VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1
VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
AA4 AA5 AB11 AB12 AB13 AB14 AB7 AB8 M8 N8 T2 T3 T4 T5 T8 T9 U2 U3 U4 U5 U8 U9 V10 V11 V12 V13 V2 V3 V4 V8 V9 W2 W3 W4 W9 Y3 Y4 Y5
AA21 AA22 AA23 AA24 AA25 AA26 AB21 AB22 AB23 AB24 AB25 AB26 F9 H10 H11 H12 H15 H16 H8 H9 J8 K19 L19 M19 P8 R19 R8 T19 U19 V18 V19 W10 W11 W12 W13 W14 W19 Y20 Y21 Y22 Y23 Y24 Y25 Y26
AB16 AC8 AC22 AC23 AC24 AE2 AE5 AE8 AE11 AE14 AE17 AE20 AE22 AE25
VDDQ
VCC2_5
B
K8T400M Power and Ground Connections
VCC2_5
C433 X_104P/BOT C430 X_102P/BOT
VCC2_5
C439 X_102P/BOT C431 X_104P/BOT C436 X_104P/BOT
LAYOUT : Popualte caps on the bottom side of NB.
C438 X_104P/BOT C437 X_104P/BOT C435 X_104P/BOT
For K8M800 Only
Note: When use K8T800, these power circuit for GFX analog power should be NOPOPed.
B
C
VDD_12_A
C434 X_0.22u/B C432 475P/1206/B C429 X_0.22u/BOT
C440 X_0.22u/BOT
C427 X_0.22u/BOT
LAYOUT: Place caps on the bottom of NB
VDDQ
AVDD1
CB24 X_102P
5020
C
D
Title
Size Document Number Rev
Custom
D
Date: Sheet
{OrgName}
NORTH BRIDGE K8T400M (POWER/GND)
MS-7010
E
0A
13 35Tuesday, September 02, 2003
E
of
Page 14
5
4
3
2
1
AGP PRO Connector
D D
C253 104P
PIRQ#B15,18
ST012 ST1 12 ST212
RBF12
DBIL12
SB_STBF12
3VDUAL
AD_STBF112
GDEVSEL12
GSERR12
AD_STBF012
VDDQ
R167
3.32KST R166
1.47KST
R168
1.02KST
5
GCLK_SLOT7
C C
B B
4X : 0.75V 8X : 0.35V
A A
VREF_CG
GREQ ST0
ST2 RBF
DBIL SBA0
SBA2 SB_STBF
SBA4 SBA6
GAD31 GAD29
GAD27 GAD25
AD_STBF1 GAD23
GAD21 GAD19
GAD17 GC/BE#2
GIRDY
GDEVSEL GPERR GSERR
GC/BE#1 GAD14
GAD12 GAD10
GAD8 AD_STBF0
GAD7 GAD5
GAD3 GAD1
VREF_CG
DS
VCC3
G
Q25 NDS7002AS
VDDQ
VCC
AGP1
B1
-OVRCNT
B2
5V
B3
5V
B4
USB+
B5
GND
B6
-INTB
B7
CLK
B8
-REQ
B9
3.3V
B10
ST0
B11
ST2
B12
-RBF
B13
GND
B14
RESERVED
B15
SBA0
B16
3.3V
B17
SBA2
B18
SB_STB
B19
GND
B20
SBA4
B21
SBA6
B22
RSVD/KEY
B23
GND/KEY
B24
AUX3V/KEY
B25
3.3V/KEY
B26
AD31
B27
AD29
B28
3.3V
B29
AD27
B30
AD25
B31
GND
B32
AD_STB1
B33
AD23
B34
VDDQ
B35
AD21
B36
AD19
B37
GND
B38
AD17
B39
C/-BE2
B40
VDDQ
B41
-IRDY
B42
AUX3V/KEY
B43
GND/KEY
B44
RSVD/KEY
B45
3.3V/KEY
B46
-DEVSEL
B47
VDDQ
B48
-PERR
B49
GND
B50
-SERR
B51
C/-BE1
B52
VDDQ
B53
AD14
B54
AD12
B55
GND
B56
AD10
B57
AD8
B58
VDDQ
B59
AD_STB0
B60
AD7
B61
GND
B62
AD5
B63
AD3
B64
VDDQ
B65
AD1
B66
VREF_CG
AGP8X-Red
VCC3
+12V
R152
4.7K
AGP8XDET_GC#
DS
G
1 : 4X 0 : 8X 1 : 4X
4
-TYPEDET
RESERVED
RESERVED
-SB_STB
RSVD/KEY
GND/KEY
RSVD/KEY
3.3V/KEY
-AD_STB1
-FRAME
RSVD/KEY
GND/KEY
RSVD/KEY
3.3V/KEY
-AD_STB0
VREF_GC
R122
4.7K
Q15 NDS7002AS
AGP8XDET#
R119 10K
12V
USB-
GND
-INTA
-RST
-GNT
3.3V ST1
-PIPE GND
-WBF
SBA1
3.3V
SBA3
GND
SBA5 SBA7
AD30 AD28
3.3V AD26 AD24
GND
C/-BE3
VDDQ
AD22 AD20
GND AD18 AD16
VDDQ
-TRDY
-STOP
-PME
GND
PAR
AD15
VDDQ
AD13 AD11
GND
AD9
C/-BE0
VDDQ
AD6
GND
AD4 AD2
VDDQ
AD0
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49 A50 A51 A52 A53 A54 A55 A56 A57 A58 A59 A60 A61 A62 A63 A64 A65 A66
0 : 8X
+12V
AGP8XDET# 12
VDDQ
VCC3
AGP8XDET_GC#
GGNT ST1
WBF SBA1
SBA3 SB_STBS
SBA5 SBA7
GAD30 GAD28
GAD26 GAD24
AD_STBS1 GC/BE#3
GAD22 GAD20
GAD18 GAD16
GFRAME
GTRDY GSTOP
GPAR GAD15
GAD13 GAD11
GAD9 GC/BE#0
AD_STBS0 GAD6
GAD4 GAD2
GAD0 AGPVREF_GC
AGP8XDET_GC#
3
PIRQ#A 15,18,19 PCIRST# 15,30 GGNT 12GREQ12
DBIH 12 WBF 12
SB_STBS 12
AD_STBS1 12
GFRAME 12GIRDY12
GTRDY 12 GSTOP 12
GPAR 12
AD_STBS0 12
AGPVREF_GC 12
1 : 4X 0 : 8X
R149
4.7K
C262
VDDQ
GAD[0..31] SBA[7..0]
GC/BE#[3..0]
C266 104P
C242
105P
C256 104P
105P
C89
C254 X_33P
GAD[0..31]12
SBA[7..0]12
GC/BE#[3..0]12
VDDQ
105P
Add-in Card Power
Imax VDDQ VCC3 3VDUAL VCC5 VCC12
+12V
R147
4.7K
C
Q17
B
2N3904S
E
2
2.0A
6.0A
0.75A
2.0A
1.0A
VDDQ
DS
Q18 NDS7002AS
G
R150 200RST
V_Min V_MaxVUnits
1.425 1.575
3.15 3.45
3.15 3.45
4.75 5.25
11.4 12.6
R141
8.2K
GPERR
Title
Document Number
Micro Star Restricted Secret
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
AGP PRO Slot
MS-7010
Last Revision Date: Sheet
V V V V
Tuesday, September 02, 2003
of
14 35
1
Rev
0A
Page 15
A
B
C
D
E
VCC3
AD[31..0]18,19,20
4 4
3 3
C_BE#[3..0]18,19,20
2 2
1 1
AD[31..0]
C_BE#[3..0]
FRAME#18,19,20
DEVSEL#18,19,20
IRDY#18,19,20 TRDY#18,19,20 STOP#18,19,20 SERR#18,19
PAR18,19,20
PERR#18,19,20
PCIRST#14,30
PIRQ#A14,18,19 PIRQ#B14,18 PIRQ#C18 PIRQ#D18,19,20
PREQ#019 PREQ#118 PREQ#218 PREQ#318 PREQ#418 PREQ#520
PGNT#019 PGNT#118 PGNT#218 PGNT#318 PGNT#418 PGNT#520
A
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
C_BE#0 C_BE#1 C_BE#2 C_BE#3
FRAME# DEVSEL# IRDY# TRDY# STOP# SERR# PAR PERR#
PCIRST#
PIRQ#A PIRQ#B PIRQ#C PIRQ#D PIRQ#E PIRQ#F PIRQ#G PIRQ#H
PREQ#0 PREQ#1 PREQ#2 PREQ#3 PREQ#4 PREQ#5
PGNT#0 PGNT#1 PGNT#2 PGNT#3 PGNT#4 PGNT#5
H9
H10
H12J8K8L8M8N8P8R8R19
G2
AD0
J4
AD1
J3
AD2
H3
AD3
F1
AD4
G1
AD5
H4
AD6
F2
AD7
E1
AD8
G3
AD9
E3
AD10
D1
AD11
G4
AD12
D2
AD13
D3
AD14
F3
AD15
K3
AD16
L3
AD17
K2
AD18
K1
AD19
M4
AD20
L2
AD21
N4
AD22
L1
AD23
M2
AD24
M1
AD25
P4
AD26
N3
AD27
N2
AD28
N1
AD29
P1
AD30
P2
AD31
E2
CBE0
C1
CBE1
L4
CBE2
M3
CBE3
J1
FRAME
H2
DEVSEL
J2
IRDY
H1
TRDY
K4
STOP
C2
SERR
F4
PAR
C3
PERR
R1
PCIRST
A4
INTA
B4
INTB
B5
INTC
C4
INTD
D4
INTE
E4
INTF
A3
INTG
B3
INTH
A5
REQ0
B6
REQ1
C5
REQ2
D5
REQ3
P3
REQ4
R3
REQ5
A6
GNT0
D6
GNT1
C6
GNT2
E5
GNT3
R4
GNT4
R2
GNT5
GND
GND
A1A2B1
H11
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
GND
GND
GND
GND
GND
GND
E8
F25
H23
J21
USBGND
GND
J25B2A17
A15
A13
B
USBGND
USBGND
A19
T8
T19
U19V8V19
U8
V21W9W10
W11
W17
W18
W19
W21
Y21
W8
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
VCC33
KBCK/KA20G
KBDT/KBRC
MSDT/IRQ12
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
USBGND
A21
B13
B15
B17
B19
B21
C13
C14
C15
C16
C17
C18
C19
C20
C21
D13
D15
D17
D19
D21
E13
E15
E17
E19
E21
H13
C
USBVDD USBVDD USBVDD USBVDD USBVDD USBVDD USBVDD USBVDD USBVDD USBVDD USBVDD USBVDD
USBSUS25
PLLVDDA PLLVDDA
PLLGNDA PLLGNDA
USBP0+
USBP0-
USBP1+
USBP1-
USBP2+
USBP2-
USBP3+
USBP3-
USBP4+
USBP4-
USBP5+
USBP5-
USBP6+
USBP6-
USBP7+
USBP7-
USBOC0 USBOC1 USBOC2 USBOC3 USBOC4 USBOC5 USBOC6 USBOC7
USBCLK
USB REXT
UDPWR
UDPWREN
MSCK/IRQ1
USBGND
USBGND
USBGND
H15
H16
H14
USBGND
H18
H17
U15A
A22 B22 C22 D22 E22 F22 J13 J14 J15 J16 J17 J18
C24
A23 B23
D23 C23
E20 D20 A20 B20 E18 D18 A18 B18 D16 E16 A16 B16 D14 E14 A14 B14
C26 D24 B26 C25 B24 A24 A26 A25
E23 B25 D26
D25
W3 V1 W1 W2
USBGND
VT8237-A2
USBP0 USBN0 USBP1 USBN1 USBP2 USBN2 USBP3 USBN3 USBP4 USBN4 USBP5 USBN5 USBP6 USBN6 USBP7 USBN7
USB_OC#0
USB_OC#4
USBCLK_SB
USBREXT
CB16 104P
USBVCCA
USBGNDA
R247
5.11KST R237 10K
CB8 104P
KBCLK# 28 KBDAT# 28 MSCLK# 28 MSDAT# 28
EC29 X_10u/1206
C310
104P
near SB
VCC2_5
R249 820RST
CB14 105P
3VDUAL
CB18 104P
VSUS2_5
USBP0 24 USBN0 24 USBP1 24 USBN1 24 USBP2 24 USBN2 24 USBP3 24 USBN3 24 USBP4 24 USBN4 24 USBP5 24 USBN5 24 USBP6 24 USBN6 24 USBP7 24 USBN7 24
USB_OC#0 24
USB_OC#4 24
USBCLK_SB 7
D
VCC3
VCC3 VCC3 VCC3 VCC3
CB11
CB22
104P
104P
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
VT8237 Part 1
CB19 104P
USBP2 USBN2 USBP3 USBN3
USBN7 USBP7 USBN6 USBP6
USBN5 USBP5 USBN4 USBP4
USBN0 USBP0 USBN1 USBP1
PIRQ#E PIRQ#H PIRQ#G PIRQ#F
PREQ#0 PREQ#5
PGNT#5 PGNT#0
MS-7010
CB25
CB17
104P/B
104P
RN87
1 2 3 4 5 6 7 8
8P4R-15K RN95
1 2 3 4 5 6 7 8
8P4R-15K
RN94
1 2 3 4 5 6 7 8
8P4R-15K
RN83
1 2 3 4 5 6 7 8
8P4R-15K
RN98 8P4R-2.7K
1 2 3 4 5 6 7 8
R303 2.7K R290 2.7K
R250 2.7K R268 2.7K
Last Revision Date:
Wednesday, September 03, 2003
Sheet
15 35
E
VCC
VCC
VCC3
Rev
0A
of
Page 16
A
J9
J10
J11
K9L9J12
L18
PDD[15..0]23
4 4
SDD[15..0]23
3 3
Using external PHY
2 2
VCC2_5
1 1
PDD[15..0] PDD0
PDREQ23
PDDACK#23
PDIOR#23 PDIOW#23 PIORDY23
PDCS#123
PDCS#323
PDA023 PDA123 PDA223
IRQ1423
SDD[15..0]
SDREQ23
SDDACK#23
SDIOR#23 SDIOW#23 SIORDY23
SDCS#123
SDCS#323
SDA023 SDA123 SDA223
IRQ1523
STXP_1 STXN_1
SRXN_1 SRXP_1
STXP_2 STXN_2
SRXN_2 SRXP_2
near chipset
VT8237
CP8
12
FB6 X_601S
C343 104P
CP9
12
FB7 X_601S
VCC2_5
PDREQ PDDACK# PDIOR# PDIOW# PIORDY PDCS#1 PDCS#3 PDA0 PDA1 PDA2 IRQ14
SDREQ
SDDACK#
SDIOR# SDIOW# SIORDY
SDCS#1
SDCS#3
X_104PC331
R227 X_360RST
STXP1
103PC345
STXN1
103PC342
SRXN1
122PC344
SRXP1
122PC339
STXP2
103PC337
STXN2
103PC334
SRXN2
122PC336
SRXP2
122PC333
near chipset
+2.5VSATA
C335 105P
VCC2_5 VCC2_5 VCC2_5 VCC2_5
C443
C442
105P/B
105P/B
A
PDD1 PDD2 PDD3 PDD4 PDD5 PDD6 PDD7 PDD8
PDD9 PDD10 PDD11 PDD12 PDD13 PDD14 PDD15
SDD0 SDD1 SDD2 SDD3 SDD4 SDD5 SDD6 SDD7 SDD8 SDD9 SDD10 SDD11 SDD12 SDD13 SDD14 SDD15
SDA0 SDA1 SDA2
IRQ15
SIDEVREF SIDECOMP
CM2 475P/0805
GNDSATA
CB15 104P
AA22
Y24 AA26 AA25 AB26 AC26 AC23 AD25 AD26 AC24 AC25 AB24 AB23 AA24
Y26 AA23
Y23
V24
W26
Y25
Y22
V22
V23
W23
V25
W24
AD24 AC20
AB20 AC21 AE18
AF18 AD18 AD19
AF19 AE20
AF20 AD20 AE21
AF21 AD21 AD22
AF22 AD17
AD23
AF23 AE23
AF17
AF25
AF26
AF24 AC22 AE24 AE26
AC19 AB21 AB13
AC13
AF13 AE13
AB15 AC15
AF15 AE15
W12 W13 W14 W15 W16
AC17 AC11 AB17 AB11
PDD0 PDD1 PDD2 PDD3 PDD4 PDD5 PDD6 PDD7 PDD8 PDD9 PDD10 PDD11 PDD12 PDD13 PDD14 PDD15
PDDREQ PDDACK PDIOR PDIOW PDRDY PDCS1 PDCS3 PDA0 PDA1 PDA2 IRQ14
SDD0/TBC1 SDD1/VALID SDD2 SDD3/RXD2 SDD4/RXD3 SDD5/RXD4 SDD6/RBC0 SDD7/RBC1 SDD8/RXD5 SDD9/RXD6 SDD10/RXD7 SDD11/RXD8 SDD12/RXD9 SDD13/TXD0 SDD14/TXD1 SDD15/TXD2
SDDRQ/RXD1 SDDACK/TBC0 SDIOR/TXD4 SDIOW/TXD3 SDRDY/RXD0 SDCS1/TXD8 SDCS3/TXD9 SDA0/TXD6 SDA1/TXD5 SDA2/TXD7 IRQ15
SVREF SCOMPP STXP1
STXN1 SRXN1
SRXP1 STXP2
STXN2 SRXN2
SRXP2 VDDATS
VDDATS VDDATS VDDATS VDDATS
VDDAS VDDAS VDDAS VDDAS
CB26 105P/B
VDD
GNDATS
AB14
AC14
CM1 475P/0805
M9
VDD
VDD
VDD
VDD
VDD
VDD
GNDATS
GNDATS
GNDATS
GNDATS
GNDATS
GNDATS
AD12
AD13
AD14
AD15
AD16
AE12
B
M18N9N18P9P18R9R18T9T18U9U18V9V10
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
GNDATS
GNDATS
GNDATS
GNDATS
GNDATS
GNDATS
GNDAS
GNDAS
GNDAS
GNDAS
AF14
AE14
AE16
AF12
AF16
AC16
AC12
AB16
AB12
B
VDD
VDD
F6F7J5K5P5
VDD
GND
V11
VDD
GND
V12
VDD
GND
C
3VDUALVCC2_5
VSUS2_5
AA4
AB4
AB5
AB6
T4
V13
V14
V15
V16
V17
V18
VDD
VDD
VDD
VDD
VDD
VDD
GND
GND
GND
GND
GND
GND
GND
L13
L14
L11
L12
R5
U4
VSUS25
VSUS33
VSUS33
VSUS33
VSUS33
ACBITCLK
ACSDIN0 ACSDIN1 ACSDIN2
ACSDIN3/SLP_BTN
ACSYNC
ACSDO
ACRST
BATLOW
CPUMISS
SUSST1
AOLGP/THRM
EXTSMI
SMBALRT
PWRBTN
PWROK CLKRUN CPUSTP
PCISTP
INTRUDER
SUSCLK SMBCK1
SMBDT1 SMBCK2
SMBDT2
SUSA SUSB
SUSC
GPO0
GPO1 GPIOA/Strap1 GPIOB/Strap2 GPIOC/Strap0 GPIOD/Strap3
SERIRQ
SPKR
VDDA0
GNDA0
SREXT
SXO/Strap4
SXI/Strap5
VDDA33 GNDA33
GND
GND
GND
GND
GND
GND
L15
L16
M11
M12
M13
M14
M15
VSUS25
PME
RING
GPI0 GPI1
OSC TPO
TEST
GND GND GND GND GND GND GND GND GND
GND
U15B
LID
K18
T1 U3 V2 U1 V3 T2 U2 T3
W4 V4 Y1 Y2 Y3 Y4 AA1 AB1 AC1 AD2 AF1 AB7 AC7 AD6
AE1 AB3 AC4
AB2 AC3
AD1 AA2
AD3 AF2
AE2 AC2 AA3 AE3 AE5 AD5 AF5 AC6
AD9 AF8 AB8
AF9 AE9
AC10 AB10 AD11 AE10 AF10 AE11 AF11 W5
V5 M16 N11 N12 N13 N14 N15 N16
GND
VT8237-A2
ACSYNC ACSDO ACRST
AC_BITCLK AC_SDIN0 AC_SDIN1 AC_SDIN2 AC_SDIN3
PCI_PME#
BATLOW# CPUMISS
RI#
SUSST#
THRM#
EXTSMI# SMBALRT#
ATADET1
PWBTIN#
PWROK_NB#
CLKRUN# CPUSTP# PCISTP#
INTRUDER
SUSCLK
SMBCLK1
SMBDATA1
SMBCLK2
SMBDATA2
SUSA#
SUSB#
SUSC#
GPI0
ATADET0
SUSLED
GPO1
GPIOA
GPIOB
GPIOC
GPIOD
SERIRQ
SPKR
SB_OSC14
TPO
TEST
VDDA0
SREXT
SXO SXI
VDDA33
C
1 3 5 7
VSUS2_5
VCC2_5
STXP_1 STXN_1
SRXN_1 SRXP_1
2 4 6 8
CB9 105P/B
AC_BITCLK 21 AC_SDIN0 21 AC_SDIN1
AC_SYNC AC_SDOUT
AC_RST#
RN101 8P4R-22
PCI_PME# 18,19,20,26
SUSST# 12 THRM# 26
ATADET1 23 PWBTIN# 31 PWROK_NB# 12
SMBCLK1 7,8,30 SMBDATA1 7,8,30
SUSB# 30 SUSC# 30
ATADET0 23
SERIRQ 26 SPKR 31 SB_OSC14 7
C444 105P/B
R262
4.87KST
FB8 X_601S
C349 104P
VT8237 VT8237
1 2
AC_SYNC 21 AC_SDOUT 21 AC_RST# 21
CP10
SATA1
8 1 2
3 4 5
6 7 9
VCC3
SATACONN
STXP_2 STXN_2
SRXN_2 SRXP_2
D
AC_SDIN0 AC_SDIN2 AC_SDIN1 AC_SDIN3
TEST
CLKRUN#
SMBDATA2 SMBCLK2 SMBDATA1 SMBCLK1
C353 15P
R297 4.7K R306 1M
7 5 3 1
R284 4.7K R289 4.7K
RN100
1
1
2
2
3
3
4
4
6
6
7
7
8
8
9
9510
4.7K
RN99
1 3 5 7
R281 X_4.7K
R54 X_4.7K R287 X_4.7K
1
2
3
4
5
6
7
8
R280 4.7K
RN102
8 6 4 2
8P4R-2.7K
X2
1 2
YCRY25H
SATA2
8 1 2
3 4 5
6 7 9
SATACONN
D
C352 15P
8 6 4 2
2 4 6 8
7 5 3 1
GPI0
INTRUDER
RI# CPUMISS EXTSMI# SUSCLK THRM#
SUSST# BATLOW# PCI_PME#
PWROK_NB# PWBTIN# GPO1 SMBALRT#
SUSLED
SUSB# SUSC#
*"SPKR" => CPU Freq. Adjust Setting
1 - Disable (Default) 0 - Enable
SPKR SERIRQ CPUSTP# PCISTP#
TPO
SXO SXI
VBAT
RN103 8P4R-4.7K
3VDUAL
5
10
3VDUAL
8P4R-4.7K
VCC3
RN92 8P4R-4.7K
3VDUAL
VCC3
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
E
Strapping
*"GPIOA,C" => F S B Frequency
00 - 200MHz (Default) 01 - 400MHz
*"GPIOB" => LDT Width
0 - 8-Bit (Default)
*"GPIOD" => L DT Transmit timing Control /Bit1
RN90 8P4R-4.7K
GPIOD GPIOC GPIOA GPIOB
*"PDA0" => LDT Transmit timing Control /Bit2
R209 1K
VCC3
R230 X_1K
*"PDA1" => External loop test mode
0 - Disable (Default) 1 - Enable
R228 1K
*"PDA2" => ROMSIP Select
0 - Disable 1 - Enable(Default)
R229 1K
VCC3
*"-PDCS3" => Test Mode Select
0 - Disable (Default) 1 - Enable
R208 1K
*"SDOUT" => Auto Reboot
0 - Enable 1 - Disable (Default)
R282 4.7K
*"ACSYNC" => LPC FWH Command
0 - Enable FWH 1 - Disable FWH(Default)
R283 4.7K
VCC3
*"PDCS#1"SATA master/slave mode
0- Master slave 1- Master master
R200 10K
VCC3
R198 X_10K
*"PDDACK " = > E x ter nal SATA PHY
0 - Enable
R210 10K
VCC3
Micro Star Restricted Secret
VT8237 Part 1
1 3 5 7
1 - Disable
MS-7010
10 - 600MHz 11 - 800MHz
1 - 16-Bit
2 4 6 8
PDA0
PDA1
PDA2
PDCS#3
ACSDO
ACSYNC
PDCS#1
PDDACK#
Last Revision Date:
Wednesday, September 03, 2003
Sheet
E
(VD[1:0])
(VD[2])
(VD[3])
(VD[4])
(VD[5])
(VD[6])
(VD[7])
of
16 35
Rev
0A
Page 17
A
N21
N22
N23
N24
N25
N26
P22
P23
P24
P25
VCCVK
GND
R13
R12
VCCVK
VCCVK
GND
GND
R15
R14
VCCVK
VCCVK
GND
GND
R16
P26
R21
L21
K21
VD0 VD1 VD2 VD3 VD4 VD5 VD6 VD7 VD8 VD9 VD10 VD11 VD12 VD13 VD14 VD15
VBE UPCMD
DNCMD UPSTB
UPSTB DNSTB
DNSTB
VPAR VLREF VCOMPP VCLK
VIOUT VIIN
LAD0 LAD1 LAD2 LAD3
LFRM LREQ0 LREQ1
PWRGD RSMRST
VBAT RTCX1 RTCX2
L23
VCCVK
P11
VCCVK
VCCVK
GND
GND
P12
P13
VCCVK
VCCVK
GND
GND
P14
P15
VCCVK
VCCVK
GND
GND
P16
R11
VCCVK
GND
VLAD[0..7]12
4 4
VBE0#12
UPCMD12 DNCMD12
UPSTB12
UPSTB#12
DNSTB12
DNSTB#12
3 3
VCLK7
R212 360RST
VPAR12
VLAD0 VLAD1 VLAD2 VLAD3 VLAD4 VLAD5 VLAD6 VLAD7
VBE0# UPCMD
DNCMD UPSTB
UPSTB# DNSTB
DNSTB#
VPAR VLREF_SB VCOMPP_SB VCLK
H25 G26 K26
J23
F26 G25 K22 K24 E24 G23
L26
L25 E26 E25
L24 M26
G24 K23
K25
J26
J24 H26
H24
F24 H22
J22
L22
F23 G22
LPC_AD026 LPC_AD126 LPC_AD226 LPC_AD326
LPC_FRAME#26
LPC_REQ#26
ALL_PWRGD30,31
RSMRST#30
2 2
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
LPC_FRAME#
LPC_REQ#
ALL_PWRGD RSMRST#
VBAT
X1
AD8 AF7 AE7 AD7
AF6 AE6 AE8
AC5 AD4
AF4 AE4
X2
AF3
1 2
C371 10P
3 4
YCRY32.768C Y3
C370 10P
M21
M22
VCCVK
VCCVK
GND
GND
T11
T12
M23
VCCVK
VCCVK
GND
GND
T13
M24
M25
VCCVK
GND
T15
T14
B
L19
VCCVK
VCCVK
GND
GND
T16
M19
N19
VCCVK
GND
W22
W25
P19AA21
VCCVK
VCCVKGND
GND
AB19
GND
GND
AB22
VSUS2_5
GND
GND
AB25
AC18
GND
AE17
D12
AE19
E12
MIISUS25
MIISUS25
GND
GND
GND
AE22
AE25
AA9
D9
MIIVCC
MIIVCC
MIIVCC
APICD0/APICCS
APICD1/APICACK
GND
GND
GND
GND
T21
AA10
AB18
E11E9E10
MIIVCC
RAMVCC
RAMGND
AGPBZ/GPI6
APICCLK
GND
K19
MCRS
MCOL
MTXENA
MTXD0 MTXD1 MTXD2 MTXD3
MTXCLK
MRXER
MRXCLK
MRXDV
MRXD0 MRXD1 MRXD2 MRXD3
MDCK
MDIO
PHYRST
EECS EEDO
EEDI
EECK
FERR A20M
IGNNE
INIT
INTR
NMI SMI
STPCLK
SLP GHI
DPSLP
VGATE
VIDSEL
VRDSLP
PCICLK
PLLVCC PLLGND
U15C
A11 B11
C11 A10 B10 B9 A9 C10
D10 C9 D8 C8 B8 A8 C7
A7 B7
D7 D11
B12 A12 C12
E7
E6 U24
U26 T24 R26 T25 T26 U25 R24 V26 R22 P21
AC9 AC8 AB9 AD10
R23 U23 R25
T23 T22 U22
VT8237-A2
MII_CRS MII_COL
MTXEN MTXD0
MTXD1
MTXD2 MTXD3
MII_TXCLK MII_RXER
MII_RXCLK MII_RXDV MII_RXD0 MII_RXD1 MII_RXD2 MII_RXD3
MMDC
MMDIO MMRST#
MII_EECS# MII_EEDO MII_EEDI MII_EECK
+2.5VRAM
GND_RAM
FERR# A20M# IGNNE# CPUINIT# INTR NMI_SB SMI# STPCLK# SLP# GHI# DPSLP#
VGATE VIDSEL VRDSLP AGPBZ#
SB_PCLK APICCLK APICD0#
APICD1# +2.5VSBPLL GND_SBPLL
C
RN89D RN89A
RN89B
8P4R-33
R253 33
7 8 5 6 1 2 3 4
R261 33 R266 33
R269 33
CB12
104P
MII_TXEN MII_TXD0
MII_TXD2 MII_TXD3
MII_MDC
MII_MDIO
MII_RST#
MII_EECS# 25 MII_EEDO 25 MII_EEDI 25 MII_EECK 25
R255 2.2 CB20 105P
R215 0
SB_PCLK 7 APICCLK 7
CP6
X_601S
X_601S
CP7
MII_CRS 25 MII_COL 25
MII_TXEN 25 MII_TXD0 25 MII_TXD1 25 MII_TXD2 25 MII_TXD3 25 MII_TXCLK 25
MII_RXER 25 MII_RXCLK 25 MII_RXDV 25 MII_RXD0 25 MII_RXD1 25 MII_RXD2 25 MII_RXD3 25
MII_MDC 25 MII_MDIO 25
MII_RST# 25
VCC2_5
-LDTSTOP 5,11
SATAACT# 31
12
FB4
VCC2_5
FB5
12
Impact VGA Display.
5VSB
VBAT1 YBA3V
MII Lan
VCC2_5
D
VGATE
MMDIO
MII_EEDIMII_TXD1 MTXEN
IGNNE# INTR SMI# A20M#
CPUINIT# NMI_SB STPCLK#
FERR# SLP# APICD0# APICD1# APICCLK
DPSLP# GHI#
AGPBZ# VIDSEL
VRDSLP
NOTEBOOK SIGNALS
R35 1K R30 3K
R26 1K
R184 3KST
VLREF_SB
R203 1KST
R267 4.7K
104P CB13
R260 1.5K
R272 X_10K R271 10KRN89C
R251 10K
RN69
1 2 3 4 5 6 7 8
X_8P4R-680(OPT)
RN70
1 2 3 4 5 6 7 8
X_8P4R-680(OPT) R186 1K R187 4.7K R190 330 R188 330 R213 X_4.7K
R214 4.7K R217 4.7K
R256 4.7K
R183 4.7K
R189 4.7K
12
D3
3
BAT54C
C281 104P
C293 104P
VCC33VDUALVCC2_5
VCC3
3VDUAL
VCC3
JBAT1(1-2)
YJUMPER-MG
JBAT1
1 3
YJ103 R319 1K
E
VT8237
*"EEDI" => Eliminate Lan EEPROM 0/1:Disable/Enable
VCC3
VBAT
2
C395 103P
VBAT
C398 X_10u/1206
1 1
vdd/4=0.625volt
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
A
B
C
D
http://www.msi.com.tw
VT8237 Part 1
MS-7010
Last Revision Date: Sheet
Wednesday, September 03, 2003
17 35
E
Rev
0A
of
Page 18
5
PCI Connectors
VCC3
D D
PIRQ#B14,15
PIRQ#D15,19,20
PCICLK17
C C
IRDY#15,19,20
DEVSEL#15,19,20
PERR#15,19,20 SERR#15,19
B B
-12V
PIRQ#B PIRQ#C PIRQ#D
PCICLK1 PREQ#1 AD31
AD29 AD27
AD25 C_BE#3
AD23 AD21
AD19 AD17
C_BE#2 IRDY# DEVSEL# PLOCK#
PERR# SERR# C_BE#1
AD14 AD12
AD10
AD7 AD5
AD3
PCI1
B1
-12V
B2
TCK
B3
GND
B4
TDO
B5
+5V
B6
+5V
B7
INTB#
B8
INTD#
B9
PRSNT1#
B10
RSVD2
B11
PRSNT2#
B12
GND
B13
GND
B14
RSVD5
B15
GND
B16
CLK
B17
GND
B18
REQ#
B19
+5V
B20
AD31
B21
AD29
B22
GND
B23
AD27
B24
AD25
B25
+3.3V
B26
C/BE3#
B27
AD23
B28
GND
B29
AD21
B30
AD19
B31
+3.3V
B32
AD17
B33
C/BE2#
B34
GND
B35
IRDY#
B36
+3.3V
B37
DEVSEL#
B38
GND
B39
LOCK#
B40
PERR#
B41
+3.3V
B42
SERR#
B43
+3.3V
B44
C/BE1#
B45
AD14
B46
GND
B47
AD12
B48
AD10
B49
GND
B52
AD8
B53
AD7
B54
+3.3V
B55
AD5
B56
AD3
B57
GND
B58
AD1
B59
+5V
B60
ACK64#
B61
+5V
B62
+5V
YSLOT120
TRST#
+12V
TMS
INTA#
INTC# RSVD1 RSVD3
GND GND
RSVD4
RST#
GNT#
GND
RSVD6
AD30
+3.3V
AD28 AD26
GND
AD24
IDSEL#
+3.3V
AD22 AD20
GND AD18 AD16
+3.3V
FRAME#
GND
TRDY#
GND
STOP#
+3.3V
SDONE
SBO#
GND
PAR AD15
+3.3V
AD13 AD11
GND
C/BE0#
+3.3V
GND
REQ64#
+5V
+5V +5V
+5V
AD9
AD6 AD4
AD2 AD0 +5V
+5V +5V
TDI
IDSEL= AD16 INT#= A, B, C, D
VCC3
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49
A52 A53 A54 A55 A56 A57 A58 A59 A60 A61 A62
4
AD[31..0]15,19,20
C_BE#[3..0]15,19,20
PIRQ#A
3VDUAL
PCIRST2# PGNT#1 PCI_PME#
AD30 AD28
AD26 AD24
R234 100 R258 100
AD22 AD20
AD18 AD16
FRAME# TRDY# STOP#
PAR AD15
AD13 AD11
AD9
C_BE#0AD8 AD6
AD4 AD2
AD0AD1
3VDUAL
C257 X_104P
AD[31..0]
C_BE#[3..0]
PIRQ#A 14,15,19 PIRQ#C 15
PCIRST2# 19,30
PCI_PME# 16,19,20,26
AD16
FRAME# 15,19,20 TRDY# 15,19,20 STOP# 15,19,20
PAR 15,19,20
PREQ#4
PCICLK47 PCICLK27
PIRQ#C PIRQ#A
PCICLK4 PCICLK2 PREQ#2 AD31
AD29 AD27
AD25 C_BE#3
AD23 AD21
AD19 AD17
C_BE#2 IRDY# DEVSEL# PLOCK#
PERR# SERR# C_BE#1
AD14 AD12
AD10
AD8 AD7
AD5 AD3
AD1
-12V
R259 0
VCC3
3
VCC VCC+12VVCCVCC
PCI2
B1
-12V
B2
TCK
B3
GND
B4
TDO
B5
+5V
B6
+5V
B7
INTB#
B8
INTD#
B9
PRSNT1#
B10
RSVD2
B11
PRSNT2#
B12
GND
B13
GND
B14
RSVD5
B15
GND
B16
CLK
B17
GND
B18
REQ#
B19
+5V
B20
AD31
B21
AD29
B22
GND
B23
AD27
B24
AD25
B25
+3.3V
B26
C/BE3#
B27
AD23
B28
GND
B29
AD21
B30
AD19
B31
+3.3V
B32
AD17
B33
C/BE2#
B34
GND
B35
IRDY#
B36
+3.3V
B37
DEVSEL#
B38
GND
B39
LOCK#
B40
PERR#
B41
+3.3V
B42
SERR#
B43
+3.3V
B44
C/BE1#
B45
AD14
B46
GND
B47
AD12
B48
AD10
B49
GND
B52
AD8
B53
AD7
B54
+3.3V
B55
AD5
B56
AD3
B57
GND
B58
AD1
B59
+5V
B60
ACK64#
B61
+5V
B62
+5V
YSLOT120-B
IDSEL= AD17 INT#= B, C, D, A
TRST#
+12V TMS
INTA#
INTC# RSVD1 RSVD3
GND GND
RSVD4
RST# GNT#
GND
RSVD6
AD30 +3.3V AD28 AD26
GND
AD24
IDSEL#
+3.3V AD22 AD20
GND AD18 AD16 +3.3V
FRAME#
GND
TRDY#
GND
STOP#
+3.3V
SDONE
SBO#
GND
PAR AD15 +3.3V AD13 AD11
GND
AD9
C/BE0#
+3.3V
AD6 AD4
GND
AD2 AD0
REQ64#
VCC3
+12V
A1 A2 A3 A4
TDI
A5
+5V
+5V +5V
+5V
+5V +5V
+5V
PIRQ#B
A6
PIRQ#D
A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49
A52 A53 A54 A55 A56 A57 A58 A59 A60 A61 A62
R257 22 R276 22
3VDUAL
PCIRST2# PGNT#2 PCI_PME#
AD30 AD28
AD26 AD24
AD22 AD20
AD18 AD16
FRAME# TRDY# STOP# SDONE1
PAR AD15
AD13 AD11
AD9
C_BE#0 AD6
AD4 AD2
AD0
R254 100
AD17
PIRQ#A PGNT#4
AD19
2
3VDUAL
C347 X_104P
VCC
-12V
PIRQ#D PIRQ#B
PCICLK37
PCICLK3 PREQ#3 AD31
AD29 AD27
AD25 C_BE#3
AD23 AD21
AD19 AD17
C_BE#2 IRDY# DEVSEL# PLOCK#
PERR# SERR# C_BE#1
AD14 AD12
AD10
AD8 AD7
AD3 AD1
PCI3
B1
-12V
B2
TCK
B3
GND
B4
TDO
B5
+5V
B6
+5V
B7
INTB#
B8
INTD#
B9
PRSNT1#
B10
RSVD2
B11
PRSNT2#
B12
GND
B13
GND
B14
RSVD5
B15
GND
B16
CLK
B17
GND
B18
REQ#
B19
+5V
B20
AD31
B21
AD29
B22
GND
B23
AD27
B24
AD25
B25
+3.3V
B26
C/BE3#
B27
AD23
B28
GND
B29
AD21
B30
AD19
B31
+3.3V
B32
AD17
B33
C/BE2#
B34
GND
B35
IRDY#
B36
+3.3V
B37
DEVSEL#
B38
GND
B39
LOCK#
B40
PERR#
B41
+3.3V
B42
SERR#
B43
+3.3V
B44
C/BE1#
B45
AD14
B46
GND
B47
AD12
B48
AD10
B49
GND
B52
AD8
B53
AD7
B54
+3.3V
B55
AD5
B56
AD3
B57
GND
B58
AD1
B59
+5V
B60
ACK64#
B61
+5V
B62
+5V
YSLOT120
TRST#
+12V
TMS
INTA#
INTC# RSVD1 RSVD3
GND GND
RSVD4
RST# GNT#
GND
RSVD6
AD30
+3.3V
AD28 AD26
GND
AD24
IDSEL#
+3.3V
AD22 AD20
GND AD18 AD16
+3.3V
FRAME#
GND
TRDY#
GND
STOP#
+3.3V
SDONE
SBO#
GND
PAR
AD15
+3.3V
AD13 AD11
GND
AD9
C/BE0#
+3.3V
AD6 AD4
GND
AD2 AD0
REQ64#
1
VCC3VCC3
VCC
+12V
A1 A2 A3 A4
TDI
A5
+5V
A6 A7 A8
+5V
A9 A10
+5V
A11 A12 A13 A14 A15 A16
+5V
A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49
A52 A53 A54 A55 A56 A57 A58 A59
+5V
A60 A61
+5V
A62
+5V
PIRQ#C PIRQ#A
3VDUAL
PCIRST2# PGNT#3 PCI_PME#
AD30 AD28
AD26 AD24
R277 100
AD22 AD20
AD18 AD16
FRAME# TRDY# STOP#
PAR AD15
AD13 AD11
AD9
C_BE#0 AD6
AD4AD5 AD2
AD0
AD18
IDSEL= AD18
INT#= C, D, A, B IDSEL= AD19 INT#= A
PCI BUS PULL-UP
A A
PGNT#115 PREQ#115
PGNT#2
PGNT#215
PGNT#3
PGNT#315 PREQ#315
PGNT#4
5
RN97
1 2 3 4 5 6 7 8
8P4R-2.7K
PREQ#1PGNT#1 PREQ#2
PREQ#215
PREQ#3 PREQ#4
PREQ#415PGNT#415
4
RN91
7 8 5 6 3 4 1 2
8P4R-2.7K
VCCVCC3 VCC VCC
PIRQ#D PIRQ#B
PIRQ#A
RN96
1 2 3 4 5 6 7 8
8P4R-2.7K
3
DEVSEL# TRDY#PIRQ#C IRDY# FRAME# SERR# PERR# PLOCK# STOP#
1 2 3 4 6 7 8 9
RN93
1 2 3 4 6 7 8 9510
10P8R-2.7K
5
10
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
2
http://www.msi.com.tw
PCI Connector 1 & 2
MS-7010
Last Revision Date: Sheet
1
Wednesday, September 03, 2003
18 35
Rev
0A
of
Page 19
Mini PCI
MINIPCI:AD22
VCC VCC
MINIPCI1
1 3 5 7
9 11 13 15
PIRQ#D15,18,20
MINI_PCLK7
PREQ#015
PREQ#0 AD31
AD29 AD27
AD25 C_BE#3
AD23 AD21
AD17 C_BE#2 IRDY#
IRDY#15,18,20
R292
X_4.7K
SERR#
SERR#15,18
PERR#
PERR#15,18,20
C_BE#1 AD14
AD12 AD10
AD8 AD7
AD5 AD3
AD1
17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97
99
101 103 105 107 109 111 113 115 117 119 121 123
127 128
MINIPCI
INTC#
TIP 8PMJ-3 8PMJ-6 8PMJ-7 8PMJ-8 Led1_GrnP Led_GrnN CHSGND INTB#
3.3V REV_1 GND CLK GND REQ#
3.3V AD31 AD29 GND AD27 AD25 REV C/BE3# AD23 GND AD21 AD19 GND AD17 C/BE2# IRDY#
3.3V CLKRUN# SERR# GND PERR# C/BE1# AD14 GND AD12 AD10 GND AD08 AD07
3.3V AD05 REV AD03 5V
AD01 GND AC_SYNC AC_SDATA_IN AC_BIT_CLK AC_CODE_ID1# MOD_AUDIO_MON AUDIO_GND SYS_AUDIO_OUT SYS_AUDIO_OGND AUDIO_GND REV VCC5VA
GND GND
RING 8PMJ-1 8PMJ-2 8PMJ-4 8PMJ-5
LED2_YELP LED2_YELN
INTA#
3.3VAUX RST#
GNT#
GND
PME#
AD30 AD28
AD26 AD24
IDSEL
GND AD22 AD20
AD18 AD16
GND
FRAME#
TRDY# STOP#
DEVSEL#
GND AD15 AD13 AD11
GND AD09
C/BE0#
AD06 AD04 AD02 AD00
REV_WIP
REV_WIP
GND
M66EN
AC_SDATA_OUT
AC_CODEC_ID0#
AC_RESET#
GND
SYS_AUDIO_IN
SYS_AUDIO_IGND
AUDIO_GND
MPCIACT#
3.3VAUX
REV
REV
3.3V
REV
3.3V
PAR
3.3V
3.3V
REV
3VDUAL
VCC3VCC3
2 4 6 8 10 12 14 16 18
5V
20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98
100 102 104 106 108 110 112 114 116 118 120 122 124
PCIRST2# PGNT#0 PCI_PME# AD30 AD28
AD26 AD24
R296 100
AD22 AD20AD19 PAR AD18 AD16
FRAME# TRDY# STOP#
DEVSEL# AD15
AD13 AD11
AD9 C_BE#0
AD6 AD4 AD2 AD0
3VDUAL
PIRQ#A 14,15,18
PCIRST2# 18,30 PGNT#0 15 PCI_PME# 16,18,20,26
AD21
PAR 15,18,20
FRAME# 15,18,20 TRDY# 15,18,20 STOP# 15,18,20
DEVSEL# 15,18,20
AD[31..0]15,18,20
C_BE#[3..0]15,18,20
AD[31..0]
C_BE#[3..0]
IDSEL = AD21 MASTER = PREQ#4 PIRQ#F
VCC3
C316 C_0.1U25Y
For Mini PCI
C378 C_0.1U25Y
C356 C_0.1U25Y
C341 475P/0805
C314 C_0.1U25Y
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
Mini PCI
Micro Star Restricted Secret
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
19 35
Rev
0A
of
Page 20
5
1394a OHCI Link Layer Controller
D D
AD[31..0]15,18,19
C C
C_BE#[3..0]15,18,19
AD25
PCIRST1#12,26,30
B B
PCI_PME#16,18,19,26
AD[31..0]
C_BE#[3..0]
PAR15,18,19
FRAME#15,18,19
IRDY#15,18,19
TRDY#15,18,19
STOP#15,18,19
DEVSEL#15,18,19
PREQ#515 PGNT#515
PERR#15,18,19
PIRQ#D15,18,19
1394_PCLK7
C289 X_10P R244 4.99KST
PCI_PME#
VCC3
P3VA
AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 AD13 AD12 AD11 AD10 AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0
C_BE#3 C_BE#2 C_BE#1 C_BE#0
PAR FRAME# IRDY# TRDY# STOP#
R252 100
DEVSEL#
PREQ#5 PGNT#5 PERR# PIRQ#D
1394_PCLK 1394_RST#
R216 X_0 R221
4.7K
97
AD31
98
AD30
99
AD29
100
AD28
101
AD27
104
AD26
105
AD25
106
AD24
109
AD23
110
AD22
112
AD21
116
AD20
117
AD19
118
AD18
119
AD17
120
AD16
5
AD15
6
AD14
7
AD13
10
AD12
11
AD11
12
AD10
13
AD9
14
AD8
17
AD7
18
AD6
19
AD5
21
AD4
22
AD3
23
AD2
27
AD1
28
AD0
107
CBE3#
122
CBE2#
4
CBE1#
15
CBE0#
3
PAR
123
FRAME#
124
IRDY#
126
TRDY#
128
STOP#
108
IDSEL
127
DEVSEL#
96
REQ#
95
GNT#
2
PERR#
91
INTA#
93
PCICLK
92
PCIRST#
37
PME#
102
VDD1
VSS1
94
113
103
4
125
VDD2
VSS2
111
8
VDD3
VSS3
121
VCC3
20
VDD4
VSS4
1
33
VDD5
VSS5
9
VDD6
VSS6
16
VSS7
114
VDDC1
VSS8
26
VSS9 VDDC2
34 35
24
RAMVDD
GNDATX0
59
GNDARX0
GNDARX1
64
69
68
39
GNDATX2
GNDARX2
GNDATX1
83
82
49
PVDD1
PVDD2
P3VA
62
VDDATX0
RAMVSS
25
76
75
65
VDDATX1
VDDARX0
VSSC1
VSSC2
115
36
90
89
XTPBIAS0
VDDATX2
VDDARX2
VDDARX1
XTPBIAS1
XTPBIAS2
D6/CMCJMP
PHYRESET
CTL0/PC0JMP CTL1/PC1JMP
D7/PC2JMP
LINKON/TSIJMP
LREQ/TSOJMP
SCL/EECK
PGND2
PGND1
41
50
U14
XTPA0P
XTPA0M
XTPB0P
XTPB0M
XTPA1P
XTPA1M
XTPB1P
XTPB1M
XTPA2P
XTPA2M
XTPB2P
XTPB2M
XCPS
XREXT
D5 D4 D3 D2 D1
D0 MODE0 MODE1
SCLK
LPS/CMC
NC
SDA/EEDI
EEDO EECS
XI
XO
VT6306-CD
B07-0630704-V01
3
74 73 72 71 70
81 80 79 78 77
88 87 86 85 84
63
66
52 58
54 55 53
57 56 51 48 47 46 45 44 43 42 40 38 67
32 31 30 29
60
61
+12V
BRS340-S-CASE403-03
TPBIAS0 TPA0+ TPA0­TPB0+ TPB0-
TPBIAS1 TPA1+ TPA1­TPB1+ TPB1-
R202 11KST R204 1KST
C286
104P
R201 2K
EECK EEDI
R205 1M
D7
A C
EC13
X_EL47/50V-2.5
Ver:0B
R232 X_4.7K
C284 10P
Y2 24MHz
C283
10P
2
For MSI 1394 Back-pinheader
C176
+
X_102P
CPWR_F
R211 6.34KST C292 47P
P3VA
Eeprom Select
4.7K Remove
P3VA
24C02 93C46S
CPWR_B
For MSI 1394 Front-pinheader
+12V
+
Near 1394 Controllor .
YFUSE2AS-P
TPBIAS0
R220
4.99KST 270P
C294
D13
BRS340-S-CASE403-03
A C
EC33
X_47U/50V EC26 EL470/16V-3.5
C308 270P
Near 1394 Controllor .
F1
C300334P
R225 54.9RST R226 54.9RST R218 54.9RST R219 54.9RST
+
CPWR_0
TPA0+ TPA0­TPB0+ TPB0-
CPWR_F
C384 X_102P
Every 1394-port should support
1.5A current .
C321 334P
F2
YFUSE2AS-P
R238 54.9RST R240 54.9RST R246 54.9RST R248 54.9RST
1
Every 1394-port should support
1.5A current .
9
14 13 12 11
10
PGND
TPB1­TPB1+ TPA1­TPA1+TPBIAS1
I1394_USB1B
PWR TPA+
TPA­TPB+ TPB-
GND
I1394+USBx2-D20-BK
CPWR_1
C386 103P
C291 104P
VCC3
EC24
X_22U/6.3V/S
A A
+
VCC3
5
C299 104P
L10
X_L02-8008044-J07
1 2
C288 104P
C338 104P
CP5
C304 104P
C330 104P
P3VA
C329 104P
C309 104P
C287 104P
IDSEL= AD25 INT#= D
C340
104P
4
EECK EEDI
R270 510
U16
6
VCC
SCLK
5
SDA
7
GND
WP
24C02S
M33-24C01A3-A26
TPA1+ TPA1­TPB1+
VCC3
8 1
A0
2
A1
3
A2
4
3
2
JF_W1
1 2
TPA+ TPA-
3 4
GND GND
5 6
TPB+ TPB-
7 8
POWER POWER
9 10
KEY GND
JF_W
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
TPB1­CPWR_1CPWR_1
Every 1394-port should support
1.5A current .
Micro Star Restricted Secret
1394a Link Layer Controller
MS-7010
Last Revision Date: Sheet
1
Rev
0A
Wednesday, September 03, 2003
of
20 35
Page 21
CMEDIA 9739A AC'97 CODEC
+5VR
R316
14.3K 1%
R324 11K 1%
R317
14.3K 1%
R325 11K 1%
AUXL22 AUXR22
BA
CE
FOR EMI
AUD_CLK7
AC_SDOUT16 AC_BITCLK16
AC_SDIN016 AC_SYNC16
AC_RST#16
R310 4.7K R308 4.7K
CP18
1 2
C375 X_22P
X3
X_24.576MHZ
R293
X_1M
C376 X_10P
C382 X_22P
R291 22 R288 22
C368 X_10P
R312
4.7K
Hi = 24.576MHZ LO= 14.318MHZ
C362 225P/0805 C361 225P/0805
R313
4.7K
VCC3
VCC3
0.1U25Y
R304
4.7K
C373
C381
0.1U25Y
1 2 3 4 5 6 7 8
9 10 11 12
R305 X_4.7K
DVDD1 XTL_IN XTL_OUT DVSS1 SDATA_OUT BIT_CLK DVSS2 SDATA_IN DVDD2 SYNC RESET# PC_BEEP
VIDEO_IN_L VIDEO_IN_R
FOR 9760 SHORT
C391 C1U16Y0805 C390 C1U16Y0805
C392 C1U16Y0805 C393 C1U16Y0805
HH
GG
BA
CE
4847464544424140394338
NCNCNCNCNC
PHONE_IN
AUX-L
1314151617181920212223
AUX-RNCNC
NC
CD-L
AVSS2
CD-GND_REF
NCNCNC
STEREO MIC
CD-R
MIC1NCL-IN-L
37
AVDD2
MONO_OUT
L-IN-R
24
U18
L_OUT_R
L_OUT_L
AFILT2 AFILT1
VREFOUT
AVSS1
AVDD1
CMI9761A-L
FMIC_R
CAP2
VREF
+5VR
36 35
FMIC_R
34
NC
33
NC
32 31
NC
30 29 28 27 26 25
C363 C10U10Y0805
C364 C10U10Y0805
C377
C1U16Y0805
C360
C1U16Y0805
LFE-OUT CEN-OUT
SROUT_R SROUT_L
CB23
0.1U25Y
VREFOUT
+5VR
CB21
0.1U25Y
C379 472P
C351 472P
R286
2.7K
VREFOUT
R275
2.7K
LFE-OUT 22 CEN-OUT 22
SROUT_R 22 SROUT_L 22
CT15
475P/0805
C374 X_100P
R263 X_8.2K
C355 X_100P
VCC3
FMIC
MIC
LOUT_R LOUT_L
C367
0.1U25Y
R307
X_10/0805
FMIC 22
MIC 22
C372 1U10Y
12
R295
X_300RST
+
CE2 X_100UF/16V-T
LOUT_R 22 LOUT_L 22
C369 102P
R273
4.7K
SPDIFO
SPDIFI
R302 X_300RST
C366 102P
R279 4.7K
R274 4.7K
R278
4.7K
+12V
SPDIFO 22
SPDIFI 22
R320
14.3K 1%
R315 11K 1%
LINE_IN_R 22
LINE_IN_L 22
+12V
AUDIO CODE REGULATORS
D12
1N5817S
C385 104P
U19 YLT1087S-0.8A
3 2
VIN VOUT
ADJ
1
+5VR
R326
14.3K 1%
HHGG
R321 11K 1%
R265
4.7K
R323 100RST
R264 X_4.7K
5VSB
SD
G
Q27 SI2303
D11
1N5817S
+5VR
+
EC32
ELS10/16-B
C399 X_104P
L9 301S
21
CP19
1 2
CP20
1 2
C267 102P
VIDEO_IN_R
VIDEO_IN_L
C396 1U16Y0805
C397 1U16Y0805
R314 47K
R311 47K
JVIDEO1
4 3 2 1
TV-CARD
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
CM9761 Audio codec
R322
300RST
MS-7010
Last Revision Date:
Wednesday, September 03, 2003
Sheet
21 35
Rev
0A
of
Page 22
+5VR
SPEAKER OUT CIRCUIT
SPKR_R
CE3
+
LOUT_R21
LOUT_L21
R301
8.2K
1 2
220UF/10V
CE1
1 2
220UF/10V
FMIC21
AUXL21
AUXR21
+
FRONT_R FRONT_L
1 2
1 2
C388
X_102P
C394
X_102P
R300
R299 X_4.7K
R318
R309 X_4.7K
JAUDIO1
1 2
MIC_IN GND
3 4
MIC_BIAS VCC
5 6
FRONT_R SPEAKER_R
7 8
HP_ON KEY
9 10
FRONT_L SPEAKER_L
MEDION-FAUDIO
JAUDIO2
YJ104-B
FRONT_R
10
FRONT_L
10
1 2 3 4
+5VR
SPKR_R SPKR_L
SPKR_L
SROUT_R21
SROUT_L21
CEN-OUT21
LFE-OUT21
LINE_IN_R LINE_IN_L
LINE_IN_R21
LINE_IN_L21
MIC21
LINE_IN_R
LINE_IN_L
+5VR
CN23
8P4C-102P
R173
8.2K
78 56 34 12
R182 47K R185 47K
R169
X_2.7K
CN24
8P4C-102P
1 2
78 56 34 12
C240
X_102P
6 channel Audio Connector
C239
X_102P
1 2
AUDIO1A
1 2
4 5
3
AUDIO1B
6 7
8 9
17 10 11
12 13
18
AUDIO_6CH
20 21
23 24
22
AUDIO_6CH
25 26
27 28
16
AUDIO_6CH
AUDIO_6CH
SPK
AUDIO_6CH
SB_OUT
CEN_OUT
AUDIO1C
SR_OUT
AUDIO1D
C/W_OUT
AUDIO1E
14 19 15
2
J1
3
IOGND
IOGND
SPDIF OUT
2
J2
JACK-RCA2Pspring_black
3
IOGND
IOGND
SPDIF IN
J3
KBGND
C144
C0.1U25Y
SPDIFO 21
C143 X_180P
R82 220
R81 100R
1
1
4
4
4 6
8 10 12
BH2X6(2)_yellow
1 3
4
5
6
7
8
9
10
11
12
VCC
1 3 5 7 9 11
KBGND
R75
10/0805
VCC3
SPDIFI 21
C205 C0.1U25Y
+
12
EC9
100UF/16V-T
KBGND
1
1
4
4
C150 X_180P
C0.1U25Y
C151
R87 140RST
R86 150RST
KBGND
R117 22K
R120 2.2K
R131 2.2KR
RN63
1 2 3 4 5 6 7 8
8P4R-2.2K
VCC
CN22
8P4C-0.01U50X
1 2
3 4
5 6
7 8
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
RXD 26 GP5 26 GP7 26 GP1 26 TXD 26
GP3 26 GP0 26
GP2 26 GP6 26 GP4 26
RN66 8P4R-1MR
1 2
3 4
5 6
7 8
Micro Star Restricted Secret
Audio connector
MS-7010
Last Revision Date: Sheet
Rev
0A
Wednesday, September 03, 2003
22 35
of
Page 23
5
4
3
2
1
RN73
8P4R-22 RN74
8P4R-22
R206 22 R207 22
RN71
8P4R-22 RN75
8P4R-22 RN78
8P4R-22
RN72
8P4R-22
ATADET1 ATADET0
12 34 56
PDDACK#_R
78
PDD_14
12 34
PDD_0
56
PDIOW#_R
78
PDCS#1_R PDCS#3_R
12 34 56
PDD_1
78
PDD_10PDD10
12
PDD_4
34
PDD_11
56
PDD_3
78
PDD_7
12
PDD_8PDD8
34 56 78
78
PDA2_R
56
PDA0_R
34
PDA1_R
12
SDCS#1 SDCS#3
RN77
8P4R-22 RN76
8P4R-22
R245 22 R241 22
RN82
8P4R-22
RN86
8P4R-22
RN85
8P4R-22
RN84
8P4R-22
RN88
8P4R-22
12
SDA2_R
34
PDD_9
56
IRQ14_R
78
12 34
IRQ15_R
56 78
SDCS#1_R SDCS#3_R
12 34
SDD_15
56 78
12 34 56 78
12 34 56 78
12 34 56 78
SDREQ_R
12 34 56
SDD_3SDD3
78
PDREQ16 PDIOR#16 PIORDY16
PDDACK#16
PDIOW#16
PDCS#116 PDCS#316
PDA216
PDA016
PDA116
ATADET116 ATADET016
PDREQ PDREQ_R PDIOR# PDIOR#_R PIORDY PIORDY_R PDDACK#
PDD14 PDD15 PDD_15 PDD0 PDIOW#
PDCS#1 PDCS#3
PDD12 PDD_12 PDD2 PDD_2 PDD13 PDD_13 PDD1
PDD4 PDD11 PDD3
PDD7 PDD6 PDD_6
PDD5 PDD_5
PDA2 PDA0 PDA1
ATA 33/66/100 Connector
PRIMARY IDE CONN.
R158
D D
C C
HDDRST#30
IDEACTP#31
HDDRST#
33
PDD_7 PDD_6 PDD_5 PDD_4 PDD_3 PDD_2 PDD_1 PDD_0
PDREQ_R PDIOW#_R PDIOR#_R PIORDY_R PDDACK#_R IRQ14_R PDA1_R PDA0_R PDA2_R PDCS#1_R IDEACTP#
IDE1
12 34 56 78 910 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
YJ220-Y-1
ATADET0
PDD_8 PDD_9 PDD_10 PDD_11 PDD_12 PDD_13 PDD_14 PDD_15
PDCS#3_R
PDD[15..0]16
SDD[15..0]16
SECONDARY IDE CONN.
R160
HDDRST#
B B
IDEACTS#31
33
SDD_7 SDD_6 SDD_5 SDD_4 SDD_11 SDD_3 SDD_12 SDD_2 SDD_1 SDD_14 SDD_0 SDD_15
SDREQ_R SDIOW#_R SDIOR#_R SIORDY_R SDDACK#_R IRQ15_R SDA1_R SDA0_R SDCS#1_R IDEACTS#
IDE2
12 34 56 78 910 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
YJ220-Y-1
SDD_8 SDD_9 SDD_10
SDD_13
ATADET1 SDA2_R SDCS#3_R
PDD[15..0]
SDD[15..0]
SDA016 SDA216
IRQ1416
SDIOW#16
SDDACK#16
IRQ1516
SDA116
SDCS#116 SDCS#316
SDIOR#16
SIORDY16
SDREQ16
SDA0 SDA0_R SDA2 PDD9 IRQ14
SDIOW# SDIOW#_R SDDACK# SDDACK#_R IRQ15 SDA1 SDA1_R
SDD12 SDD_12 SDD14 SDD_14 SDD15 SDIOR# SDIOR#_R
SDD7 SDD_7 SDD8 SDD_8 SDD9 SDD_9 SDD13 SDD_13
SDD4 SDD_4 SDD6 SDD_6 SDD10 SDD_10 SDD11 SDD_11
SIORDY SIORDY_R SDD5 SDD_5 SDD0 SDD_0
SDREQ SDD2 SDD_2 SDD1 SDD_1
VCC
IDEACTP#
IDEACTS#
PIORDY_R
A A
SIORDY_R
IRQ14_R
IRQ15_R
R92 10K
R97 10K
R90 4.7K
R103 4.7K
R94 8.2K
R102 8.2K
Near SB < 1"( or Damping Rs )
5
ATADET0
ATADET1
PDREQ_R
SDREQ_R
PDD_7
SDD_7
R91 15K
R100 15K
R199 5.6K
R115 5.6K
R233 4.7K
R156 4.7K
4
Micro Star Restricted Secret
Title
Document Number
3
2
ATA 33/66/100 Connector
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
MS-7010
Last Revision Date:
Wednesday, September 03, 2003
Sheet
23 35
1
Rev
0A
of
Page 24
5
4
3
2
1
POWER CIRCUIT FOR USB PORT 0, 1,2 ,3
5V_STR 5V_STR1
D D
USB_OC#015
FS1
2.6A-miniSMDC200-S
C317 104P
R110 47K
R111 56K
USBVCC1
+
EC10 EL470/10V-3.5
C153 X_105P
PGND
NEAR USB CONNECTOR
REAR USB PORT
214365
CN21
USBVCC1
PGND
X_8P4C-47P
I1394_USB1A
5 6 7 8
UP
1 2 3 4
DOWN
I1394+USBx2-D20-BK
CP12 CP13
1 2
15 16 17 18 19 20 21 22
12
USBN515 USBP515 USBN415 USBP415
L7
USBN315
USBP315
USBN215
C C
USBP215
USBN3 USBP3 USBN2 USBP2
8 7 6 5
X_CMC-L02-9007030
1 2 3 4
USB_D3­USB_D3+ USB_D2­USB_D2+
87
POWER CIRCUIT FOR USB PORT 4,5 ,6 ,7
F3
2.6A-miniSMDC200-S
R298 47K
USB_OC#415
C318 104P
R294 56K
USBVCC2
C387 X_105P
NEAR USB CONNECTOR
FRONT USB PORT
L11
USBN5 USBN4
USBP4
8 7 6 5
X_CMC-L02-9007030
1 2 3 4
NEAR USB CONNECTOR
USB_D5­USB_D5+USBP5 USB_D4­USB_D4+
C380
X_104P
+
EC31 EL470/10V-3.5
USBVCC2
1 2
C446
X_220P
C447
X_220P
1 2
JUSB1
1 2
VCC VCC
3 4
USB0- USB1-
5 6
USB0+ USB1+
7 8
GND GND
9 10
KEY USBOC
JUSB
USBVCC2
USB_OC#3
PGND
PGND
USBVCC1
LAN_USB1A
PGND
CN17
X_8P4C-47P
5 6 7 8 1 2 3 4
DOWN
LAN_USB+RJ45-TR
B B
USBN115
USBP115 USBN015 USBP015
USBP0 USB_D0+
USB_D1-USBN1 USB_D1+USBP1 USB_D0-USBN0
214365
87
UP
21 22 23 24 25 26 27 28
PGND
L12
USBN715 USBP715 USBN615 USBP615
USBN7 USBP7 USBN6 USBP6
8 7 6 5
X_CMC-L02-9007030
NEAR USB CONNECTOR
1 2 3 4
USB_D7­USB_D7+ USB_D6­USB_D6+
USBVCC2 USBVCC2
JUSB2
1 2
VCC VCC
3 4
USB0- USB1-
5 6
USB0+ USB1+
7 8
GND GND
9 10
KEY USBOC
JUSB
USB_OC#3
PGND
A A
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
5
4
3
2
http://www.msi.com.tw
Rear USB Port
MS-7010
Last Revision Date: Sheet
Wednesday, September 03, 2003
24 35
1
Rev
0A
of
Page 25
5
Fast Ethernet 1-Port PHY
3VDUAL
D D
31
38
42
47
24
13
7
MII_TXD017 MII_TXD117 MII_TXD217 MII_TXD317 MII_TXEN17
C C
MII_MDC17
MII_TXD0 MII_TXD1 MII_TXD2 MII_TXD3 MII_TXEN
TXCLK RXD0
RXD1 RXD2 RXD3 RXDV RXER
RXCLK CRS
COL MII_MDC
MDIO
17
TXD0
18
TXD1
19
TXD2
20
TXD3
16
TXEN
14
TXER
15
TXC
6
RXD0/PHYAD4
5
RXD1/PHYAD3
4
RXD2/PHYAD2
3
RXD3/PHYAD1
9
RXDV/BYPOSC
11
RXER/ISO
10
RXC
22
CRS/RPTR
21
COL/SYMB
2
MDC
1
MDIO
VDD
VDD
VDDC
VDDTX
VDDRX
VDDPLL
VDDOSC
LED0/TEST#
LED1/SPD100
LED2/DUPLEX
LED3/NWAYEN
INT#/PHYAD0
GNDTXC
GNDRX
GND
GND
GNDC
44
23
12
8
GNDPLL
GNDTX
GNDOSC
35
36
39
43
RX+
TX+
REXT
SD/FXEN
PD#
RST#
VT6103
U10
RX-
TX-
XO
4
TXD­TXD+
near connector
RXD­RXD+
near chip
32 33
40 41
26 27 28 29
25 37 34 30 48
46
XI
45
RXD­RXD+
TXD­TXD+
ACT_LED SP_100
R154 6.49KST
XI
XO
C249 22P
7 5 3 1
Y1
25MHZ
8
RN67
6
8P4R-10K
4 2
C250 22P
3VDUAL
C260 X_106P/0805
3VDUAL
3
3VDUAL
R99 49.9RST R98 49.9RST
R148 49.9RST R153 49.9RST
MII_RST# 17
C260 should not be populate for VT8237CD
C237
103P
C234
104P
3VDUAL
2
RXD-
RXD+ TXD­TXD+
FB2 80S
1 2
CP2
3V_LAN
PGND
C162
0.1U25Y
C157
0.1U25Y
LAN_USB1B
AMBER+
17
AMBER-
18
9 13 10 14 11 15 12 16
GREEN+
19
GREEN-
20
LAN_USB+RJ45-TR
WITH 104P CAP
RDN
RDP TDN TDP
1
NC NC
NC NC
MII_RXD317 MII_RXD217 MII_RXD117 MII_RXD017
B B
A A
MII_RXDV17
MII_RXCLK17
MII_RXER17
MII_TXCLK17
MII_COL17 MII_CRS17
MII_MDIO17
5
MII_RXD3 MII_RXD2 MII_RXD1 MII_RXD0
MII_RXDV MII_RXCLK
MII_RXER
MII_TXCLK MII_COL
MII_CRS
MII_MDIO MDIO
1
RN68
3
8P4R-33
5 7
R157 33 R155 33
R151 33
R144 33 R143 33
R142 33
R164 33
RXD3
2
RXD2
4
RXD1
6
RXD0
8
RXDV RXCLK
RXER
TXCLK COL
CRS
C236 104P
MII_EEDI17
MII_EECK17
MII_EECS#17
C231 104P
MII_EEDI MII_EECK MII_EECS#
C244 104P
C252 104P
EEPROM
3 2 1
6 7
C243 104P
U17
DI SK
VCC
CS
GND
NC NC
93C46S
C247
EC12
104P
104P
MII_EEDO
4
DO
8 5
MII_EEDO 17
VCC3
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
4
3
2
http://www.msi.com.tw
Fast Ethernet / 1-Port PHY
MS-7010
Last Revision Date:
Wednesday, September 03, 2003
Sheet
25 35
1
Rev
0A
of
Page 26
5
4
3
2
1
Super I/O
LRESET# LCLK SERIRQ LDRQ# LFRAME#
LAD0 LAD1 LAD2 LAD3
GPBX/GP13 GPAY/GP15 GPAS1/GP10 GSAS2/GP17 GPAX/GP12 GPBY/GP14 GPBS1/GP11 GPBS2/GP16 MSO/GP50 MSI/GP51
VREF VTIN2 VTIN1 AGND
-5VIN
-12VIN +12VIN AVCC +3.3VIN VCORE
FANPWM1 FANIO1 FANPWM2 FANIO2
XD0/GP20 XD1/GP21 XD2/GP22 XD3/GP23 XD4/GP24 XD5/GP25 XD6/GP26 XD7/GP27
XA0/GP30 XA1/GP31 XA2/GP32 XA3/GP33 XA4/GP34 XA5/GP35 XA6/GP36 XA7/GP37 XA8/GP40 XA9/GP41 XA10/GP42 XA11/GP43 XA12/GP44 XA13/GP45 XA14/GP46 XA15/GP47 XA16/GP55 XA17/GP56 XA18/GP57
VCC3 VCC 5VSB
5
457599
22
VCC
VCC
VCC3
SIO
VSS
186090
VCC3
D D
LPC_REQ#17
C C
B B
R285
4.7K
XD0 XD1 XD2 XD3 XD4 XD5 XD6 XD7
XA0 XA1 XA2 XA3 XA4 XA5 XA6 XA7 XA8 XA9 XA10 XA11 XA12 XA13 XA14 XA15 XA16 XA17 XA18
28 19 21 20 27
26 25 24 23
125 123 128 121 126 124 127 122 120 119
106 103 104 112 111 110 109 105 108 107
116 114 115 113
94 93 92 91 89 88 87 86
85 84 83 82 81 80 79 78 77 76 74 73 72 71 70 69 68 67 66
PCIRST1#12,20,30
PCICLK67
SERIRQ16
LPC_FRAME#17
LPC_AD017 LPC_AD117 LPC_AD217 LPC_AD317
GP022 GP122 GP422
GP522
GP222 GP322 GP622
GP722
TXD22
RXD22
VREF27 VTIN227 VTIN127
-5VIN27
-12VIN27 +12VIN27 VAVCC27
VCC3
VCORE
FANPWM127
FANIO127
XD[7..0]27
XD[7..0]
XA[17..0]
XA[17..0]27
XA1827,30
VCC
VSS
VSS
VSB
VBAT
102
VBAT
DRVDEN0
INDEX#
MOA#
DSB# DSA#
MOB#
DIR#
STEP#
WRDATA#
WE#
TRACK0#
WP#
RDDATA#
HEAD#
DSKCHG#
PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7
SLCT
BUSY
ACK#
SLIN#
INIT#
ERR#
AFD# STB#
IRRX
CIRRX
IRTX
DCDA# DSRA#
SINA
RTSA#
SOUTA
CTSA#
DTRA#
RIA# DCDB# DSRB#
SINB
RTSB#
SOUTB
CTSB#
DTRB#
RIB#
CLKIN
PME#
CASEOPEN#
BEEP
OVT#/SMI#
MEMW#/GP52
MEMR#/GP53
ROMCS#/GP54
W83697HF-VB
FLOPPY DISK HEADER
FDD1
U9
PE
DRVDEN0
1
INDEX#
2
MOA#
3
DSB#
4
DSA#
6
MOB#
7
DIR#
8
STEP#
9
WRDATA#
10
WE#
11
TRACK0#
12
WP#
13
RDDATA#
14
HEAD#
15
DSKCHG#
16
PD0
42
PD1
41
PD2
40
PD3
39
PD4
38
PD5
37
PD6
36
PD7
35 29 30 31 32
L6
34
301S
43 33 44 46
IRRX
64 100
IRTX
65
53 48 51 49 52 47 50 54 62 56 59 57
SOUTB
61 55 58 63
17 98 101 118 117
MEMW#
97
MEMR#
96
ROMCS#
95
21
PD[7..0]
RSLCT 28 RPE 28 RBUSY 28 RACK# 28 RSLIN# 28 RINIT# 28 RERR# 28 RAFD# 28 RSTB# 28
DCDA# 28 DSRA# 28 SINA 28 RTSA# 28 SOUTA 28 CTSA# 28 DTRA# 28 RIA# 28
SIO48M 7 CHASISS 27
BEEP 27
MEMW# 27 MEMR# 27 ROMCS# 27
PD[7..0] 28
12 34 56 78
910 1112 1314 1516 1718 1920 2122 2324 2526 2728 2930 3132 3334
YJ217-C-1
PCI_PME# 16,18,19,20
THRM# 16
VCC
R101
SOUTB
4.7K
Power-on strap, enable 48MHz
5VSBVBAT
VCC
Distribute near the VCC power pin of the LPC
VCC
A A
C216
104P
C298 104P
C195 104P
VCC3
C223 104P
C221 104P
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
5
4
3
2
http://www.msi.com.tw
Winbond W697HF
MS-7010
C185
C218
104P
105P
Last Revision Date:
Wednesday, September 03, 2003
Sheet
26 35
1
Rev
0A
of
Page 27
5
4
3
2
1
Hardware Monitor
D D
C C
B B
VREF
VREF
+12V
-12V
-5V
R138
10KST
R136
30KST
R140 28KST R135 232KST R125 120KST
RT1
YT103SC-1N
SMD
THERMDA_CPU
R129 10K
R137 10KST
VTIN2 26
SYSTEM Therm al
THERMDA_CPU 5
CPU Thermal
VTIN1 26
R126
R128
56KST
56KST
VREF
VCC
+12VIN 26
-12VIN 26
-5VIN 26
VREF 26
RESVD
L8 X_08S/0805
1 2
21
CP3
VAVCC
C222 104P
VAVCC 26
XA[17..0]26 XD[7..0] 26
XA[17..0]
XA1826,30 MEMR# 26
SYSTEM ROM
U11
12
A0
11
A1
10
A2
9
A3
8
A4
7
A5
6
A6
5
A7
27
A8
26
A9
23
A10
25
A11
4
A12
28
A13
29
A14
3
A15
2
A16
30
A17
1 22
A18 CE#
BIOS-SOCKET
XD3 XD2 XD1 XD0 XD7 XD6 XD5 XD4
ROMCS# MEMR# MEMW#
VCC
XA18
XA0 XA1 XA2 XA3 XA4 XA5 XA6 XA7 XA8 XA9 XA10 XA11 XA12 XA13 XA14 XA15 XA16 XA17
R130 0
R139
4.7K
RN58 8P4R-4.7K
7 8 5 6 3 4 1 2 7 8 5 6 3 4 1 2
RN55 8P4R-4.7K
7 8 5 6 3 4 1 2
RN61 8P4R-4.7K
VCC
OE#
PGM#
GND
XD[7..0]
XD0
13
D0 D1 D2 D3 D4 D5 D6 D7
XD1
14
XD2
15
XD3
17
XD4
18
XD5
19
XD6
20
XD7
21
VCC
C248 104P
ROMCS# 26 MEMW# 26
CB10 106P/0805
C264
32
24 31 16
VCC
104P
ROMCS# MEMR# MEMW#
BEEP26
VCC
MS-7010
R172 10K
C
Q23
B
2N3904S
E
Last Revision Date:
Wednesday, September 03, 2003
Sheet
27 35
1
ALARM 31
Rev
0A
of
+12V
SD
+
EC2 E47U/16V
CPU FAN
R18 X_0_0805
D2
SM5817S
4
R13
4.7K
CFAN1
3 2 1
YJ103-BO
D1 1N4148S
A C
VCC
C20 104P
R28
27K
FANIO1 26
R31 10K
3
2
R5 2.2K
R9
A A
FANPWM126
R15
470
5
1K
Q2 NDS7002AS
G
Q1
SI2303
VBAT
R123 2M
CHASISS 26
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
Hardware Monitor
Page 28
5
LPT / COM PORTS
R73 4.7K
PRND7 PRND6 PRND5 PRND4
PRND3 PRND2 PRND1 PRND0
KBGND
RSTB# PRND0 PRND1 RINIT# PRND2 PRND3 PRND4 PRND5 PRND6 PRND7 RACK# RBUSY RPE RSLCT
1 2 3 4 5 6 7 8
9 10 11 12 13
KBGND
1 3 5 7 1 3 5 7
RN25 8P4R-33
RN22 8P4R-33
2 4 6 8 2 4 6 8
RERR#
RACK# RBUSY RPE RSLCT
RINIT# RSLIN# RSTB# RAFD#
PRND0 PRND1 PRND2 PRND3 PRND4 PRND5 PRND6 PRND7PD7
RERR#26
RACK#26
D D
C C
B B
RBUSY26
RSLCT26
RINIT#26
RSLIN#26
RSTB#26
RAFD#26
PD[7..0]26
For EMI
RSLCT RPE RBUSY RACK#
RERR# RAFD# RSTB# RSLIN#
PRND0 PRND1 PRND2 PRND3
PRND4 PRND5 PRND6 PRND7
RINIT#
RPE26
PD[7..0]
PD0 PD1 PD2 PD3 PD4 PD5 PD6
21 43 65 87
21 43 65 87
21 43 65 87
21 43 65 87
KBGND
CN6 8P4C-180P
CN11 8P4C-180P
CN9 8P4C-180P
CN8 8P4C-180P
C119 180P
4
D6
AC
VCC
-12V
RTSA#26 DTRA#26
SOUTA26
1 2 3 4 6 7 8 9510 1 2 3 4 6 7 8 9510
51
52
14 15 16 17 18 19 20 21 22 23 24 25 48
KBGND
RAFD# RERR#
RSLIN#
LPT1 N51-25F0041-F02
1N4148S
RN19 10P8R-4.7K
RN28 10P8R-4.7K
C74
X_104p
VCC
C346
104P
NRTSA NDSRA# NCTSA# NRIA#
NRIA# NCTSA# NDSRA# NSINA NDCDA#
RTSA# DTRA# SOUTA
3
D5 1N4148S
U4
20
VCC
2
RIN1
3
RIN2
4
RIN3
7
RIN4
9
RIN5
16
DIN1
15
DIN2
13
DIN3
11
GND
75232-1
-12VC +12VC
CN2
21 43 65 87
EX_8P4C-180P
ROUT1 ROUT2 ROUT3 ROUT4 ROUT5
DOUT1 DOUT2 DOUT3
+12V
NDCDA# NSOUTA NSINA NDTRA
1
V+
19 18 17 14 12
5 6 8 10
V-
EX_8P4C-180P
+12VC
C117
104P
CN3
KBGND
RIA# CTSA# DSRA# SINA DCDA#
NRTSA NDTRA NSOUTA
-12VC
D4 1N4148S
21 43 65 87
KBGND
RIA# 26 CTSA# 26 DSRA# 26 SINA 26 DCDA# 26
2 1
X_80S/0805
2
NDCDA#
NSINA NSOUTA NDTRA
1 2 3 4 5
11 10
NDSRA#
6
NRTSA
7
NCTSA#
8
NRIA#
9
COM1 COM-D9-GN
1
KBGND
C92 X_104P
CP15
CP14
1 2
1 2
L5
CP1
12
KBGND
Keyboard/Mouse Ports
MSDAT#15 MSCLK#15
KBDAT#15 KBCLK#15
MSDAT#
A A
KBDAT# MSCLK# KBCLK#
5
MSDAT# MSCLK#
KBDAT# KBCLK#
RN1
1 2 3 4 5 6 7 8
8P4R-4.7K
L1 301S L3 301S
L2 301S L4 301S
USBVCC1
R12 330
KBGND
21 21
21 21
XKBCLK1 XMSCLK1 XKBDAT1 XMSDAT1
XMSDAT1
XMSCLK1
XKBDAT1 XKBCLK1
1 2 3 4 5 6 7 8
4
STACKED PS2 CONNECTOR
CN1
8P4C-180P
KBGND
11 12
JKBMS1
7 8
1 2 5 6
MS
KB
YMD12P-1
10
9 4
3
KBGND
USBVCC1
KBGND KBGND
1 2
CP11
3
C2
X_39P
C1 X_104P
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
2
http://www.msi.com.tw
LPT / COM Port
MS-7010
Last Revision Date: Sheet
1
Tuesday, September 02, 2003
28 35
Rev
0A
of
Page 29
5
4
3
2
1
K8 Voltage Regular Module
CHOK3 1.1uH/25A
+12V
D D
VCC
C9
22PC24
COREFB_L5
PG_VCORE
C23 562P
R25 1KSTR24
VDIFF IDROOP
COREFB_H5
X_104P
VID4 VID3 VID2 VID1 VID0
COMP FB_ISL
FS_ISL
U2 ISL6569CB
I32-6569B02-I11
24
EN
3
VID4
4
VID3
5
VID2
6
VID1
7
VID0
22
PGOOD
23
FS/DIS
9
COMP
10
FB
12
VDIFF
11
IDROOP
16
VCC
18
GND
15
GND
1
GND
20
PWM1
21
ISEN1
19
PWM2
17
ISEN2
8
OFS
2
OVP
13
VSEN
14
RGND
OFS : Voltage up offset , 1K Ohm =10mV
R8
4.7K
VCC
R20 270K
VCORE_EN#
VID[4..0]5
C55 X_104P
R27 10KST
0
R3 10K
VCORE GND
R14 154KST
COMP1
R34 51RST
VCORE_EN#30
PG_VCORE30
C C
VCC
Droop Compensation
C4 X_39p/50V
ISEN1
ISEN2
OFS
+
CT1
EL1500/16V
VCC
CB1 105P/0805
R2 3KST
R1 3KST
R23 0
Offset Adjustment
CT9 EL1500/16V
+12V
R10
5.1/0805
CB2 105P/0805-25V
+12V
R22
5.1/0805
CB3 105P/0805-25V
VDD_12_VRM
CT12 EL1500/16V
VDD_P0
PWM1
VDD_P1
PWM2
CT2
C160
EL1500/16V
475P/1206-16V
U3A HIP6602B_#A
I33-6602B03-I11
14
VCC
U_G1
BOOT1
PHASE1
3
GND
1
U3B
5 9
6
2
HIP6602B_#B
L_G1
PWM1
PVCC U_G2
BOOT2
PHASE2
PGND
PWM2
L_G2
C3 475P/1206-16V
PBT1
U_G1
12 11
R6
4.7
13
L_G1 L_G1A
4
PBT2
10
R7
4.7
8
L_G2
7
BOOT1
C6 104P
BOOT2
C7 104P
R88
2.2/0805
R17
2.2/0805
R41 0/0805R33 51RST
R72 0/0805
U_G1A
PHASE1
U_G2AU_G2
PHASE2
L_G2A
CB5 105P/0805
DS
G
Q13 09N03/DPACK
DS
G
DS
G
DS
G
Q10 06N03
CB4 105P/0805
Q4 09N03/DPACK
Q6 06N03
R80
X_2.2
C132 X_102P
R4
X_2.2
C8 X_102P
L_G1A
L_G2A
G
G
CHOK2
DS
0.8u-20%
Q11 06N03
CHOK1
DS
0.8u-20%
Q7 06N03
VCORE
0.8V~1.55V/42A
VCORE
R619 ORIGNAL 154KST R11-1543T13-Y01
POWER FREQENCY ADIUSTING
B B
VID4 VID3 VID2 VID1 VID0 Vout 1 1 1 1 0 0.800 1 1 1 0 1 0.825 1 1 1 0 0 0.850 1 1 0 1 1 0.875 1 1 0 1 0 0.900 1 1 0 0 1 0.925 1 1 0 0 0 0.950
R11-0304T13-Y01300KRST
VID4 VID3 VID2 VID1 VID0 Vout 0 1 1 1 0 1.200 0 1 1 0 1 1.225 0 1 1 0 0 1.250 0 1 0 1 1 1.275
CT3
1500U/6.3V
CT10 1500U/6.3V
MOSFET Heat-Sink
0 1 0 1 0 1300 0 1 0 0 1 1.325 0 1 0 0 0 1.350
CT5 1500U/6.3V
CT11 1500U/6.3V
CT6 1500U/6.3V
CT13 1500U/6.3V
CT7 1500U/6.3V
CT8 1500U/6.3V
0 0 1 1 1 1.3751 0 1 1 1 0.975 1 0 1 1 0 1.000 1 0 1 0 1 1.025 1 0 1 0 0 1.050 1 0 0 1 1 1.075 1 0 0 1 0 1.100
A A
1 0 0 0 1 1.125 1 0 0 0 0 1.150 0 1 1 1 1 1.175
5
0 0 1 1 0 1.400
0 0 1 0 1 1.425
0 0 1 0 0 1.450
0 0 0 1 1 1.475
0 0 0 1 0 1.500
0 0 0 0 1 1.525
0 0 0 0 0 1.550
1 1 1 1 1 Shutdown
4
60MIL
JPW1
3
GND
12V
+12V
C178
104P
Near to Vcore Input-Chock ( CHOK1 )
4
12V
ATX12V-NPEG
GND
1
2
Micro Star Restricted Secret
Title Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan
3
2
http://www.msi.com.tw
K8 CORE POWER
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
1
29 35
Rev
0A
of
Page 30
8
3VSB MODE SELECT
3VSB MODE
D D
DUAL MOSFET
SINGLE MOSFET
VDIMM LINEAR OR PWM SELECT
VDIMM MODE
LINEAR REGULATOR
PWM REGULATOR
C C
FRONT PANEL RESET BUTTON PCIRST# INPUT
PCIRST# BUFFER OUTPUT
PCI SOLT PCIRST# BUFFER OUTPUT
VDDA_25
VDDA_25 To CPU Copper trace width > 50mils .
B B
R52 4.7K
SUSB#16
THE TWO BLOCK CHOICE ONE SUPPORT SYSTEM POWER CONTROL
To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .
VDD_25_SUS
EC16
12
+
U12
ENABLE VCNTL BOOT_SEL
W83310DS
DDR_VTT 1. 25V
1000U/6.3V
VINVREF2
GND
VREF1
VOUT
GND
18 2 3 4 9
3VDUAL
A A
7 6 5
C245 C0.1U16Y
8
3VDLDEC# PULL LOW PULL HIGH
EXTRAM PULL LOW PULL HIGH
R146
100
7
B
C233
0.1U16Y
7
PLED231
5VSB
R42
4.7K
CE
Q8 2N3904S
Ic=200mA Vebo=6V Vceo=40V
R145
100
VTT_DDR_SUS
+
PLED131
PCIRST2#
C42 22P
FP_RST#7,31
PCIRST#14,15 HDDRST#23 PCIRST1#12,20,26
PG_VCORE29
VCORE_EN#29
1.25VREF31 PCIRST2#18,19
CLOSE TO CHIP
PS_IN#
PS_OUT#31
12
EC1
1000U/6.3V
2N3904S
VCC3
VDDA_25
CD100U16EL11
5VSB
12
EC34
+
1000U/6.3V
6
5VSB
R224
330
VCC
R159
+
330
12
R56 1K
VCC
R51 330
R223
4.7K
R161
4.7K
VCC3
R50 10
C53 475P/0805
C59 104P
5VSB
Q26
2N3904S
Q20
VCC3
PCIRST2#
EC4
5VSB
R162
4.7K
DDR AND DDR II VOLT SELECT
DDRTYPE PULL LOW PULL HIGH
6
5VSB
5VSB
R49 330
C54 104P
C358 104P
R59 R61 4.7K
R68
R57
R53
X_1KR
R55
10K
5VSB
VDIMM
X_1KR
10K
1 2 3 4 5 6 7 8
9 10 11 12
2.5V
1.8V
3VDLDEC#
EXTRAM
FP_RST# PCIRST# HDD_RST# DEV_RST# VDD_GD VDD_EN
1.25VREF VCC5 SLOT_RST# VCC3
2.5VDDA AGND0
X_4.7KR
5
C68 X_102P
48
PLED1/EXTRAM
PSIN#
1314151617181920212223
C67 474P-X7R
C71 104P
5
I2C_CLK
RSMRST#
I2C_DATA
CPU_PWGD
CHIP_PWGD
PLED0/3VDLDEC#
PSOUT#
MEMBTSS5VSB
DDRTYPE
VDIMM_LSEN
R63
2.2KR1%
C0.1U16Y
3738394041424344454647
S3#
S5#
GND
5VSB
PWR_OK
5VUSB_DRV
VAGP_DRV VAGP_SEN
1.2VLDT_DRV
1.2VLDT_SEN TMP_FAULT#
VDIMM_LDRV
VDIMM_HSEN
VDIMM_HDRV
3VSB_SEN
3VSB_DRV
24
R64
1KR1%
C19 X_C1U16Y0805
4
VSUS2_5 VCC3
R21
4.7K
5VSB
C81
U5
36
C1
35
C2
34
CHRPMP
33
AGND1
32 31
5V_DRV
30 29 28
WD_DET
27 26 25
R58
4.7K
C76 X_102P
C84
C0.1U16X
5VSB_DRV
LINEAR MODE
THESE OUTPUT AND INPUT PIN MUST BE PULL HIGH
CPU_GD 5 ALL_PWRGD 17,31 SMBCLK1 7,8,16 SMBDATA1 7,8,16 RSMRST# 17 SUSC# 16 SUSB# 16 PW_OK 31
9VSB
C85
105P/0805
5V_DRV
CONNECT TO CPU
R66
R67
X10K
10K
MS-6
WATCHING DOG TIMER SELECT
WD_DET
5VSB
TIMER
OFFPULL LOW
PULL HIGH
ON
THE VDIMM_HSEN IN LINEAR MODE
DDRTYPE
DDR DDR II
DDR
2.5V
THIS POINT VOLT CAN'T SETTING BELOW 2.9V
P3055LD
Q12
G
Q9
G
VCC3
S
D D
P3055LD
S
EC11
+
EC6 1000U/6.3V
4
1000U/6.3V
+
EC7
+
1000U/6.3V
VDD_25_SUS
3
CHARGE PUMP VOLTAGE OUTPUT
THRMTRIP# 5
CPU PWR_GD OUTPUT CHIP PWR_GD OUTPUT I2C BUS I2C BUS CONNECT TO SOUTH BRIDGE RSMRST# SIGNAL SOUTH BRIDGE POWER CONTROL(SLP_S4# OR SUSB#) SIGNAL SOUTH BRIDGE POWER CONTROL(SLP_S3# OR SUSC#) SIGNAL ATX POWER OK INPUT
VCC
C86
X_222P
C90
X_222P
VCC
2
3VDUAL
Q3
1 2 3 4 5
NN-P07D03LV_SO8
Q28
1 2 3 4 5
NN-P07D03LV_SO8
G
G
EC14
1000U/6.3V
THE TWO MODE ONLY ONE MODE PRESENT
SINGLE MODE DUAL MODE
THIS MODE SELECT BY PIN 47 PULL HIGH 5VSB
VDIMM_HSEN VREF
2.0V
1.7V
+
C88 X_102P
12
EC27
X_470U10EL11.5
3
3VDUAL
THIS MODE SELECT BY PIN 47 PULL LOW
3VSB REGULATE BY 5VSB AND VCC3
5V_DRV 3VSB_DRV
+
12
EC20
CD470U10EL11.5
Title Document Number
MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw
2
1
R69
10K
8 7 6
8 7 6
VCC3
D
Q24 PHD45N03LTA
S
EC23
+
1000U/6.3V
VCC3
D
Q14 PHD45N03LTA
S
Routed as pour
+
to CPU width > 250mils .
VCC3
Q21
1 2 3 4 5
NN-P07D03LV_SO8
5VSB
5V_STR
5VSB
5V_STR1
VDDQ
VDD_12_A
8 7 6
RSMRST# 17
+
EC21 X_1000U/6.3V
5VSB
+
EC3 1000U/6.3V
Micro Star Restricted Secret
ACPI POWER CONTOLLER (MS-6)
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
30 35
of
1
Rev
0A
Page 31
5
4
3
2
1
MEDION FRONT PANEL
POWER OK Circuits
Power On Sequence.
VCC
1
IDEACTP# 23
D10 BAT54A-S-SOT23
2
IDEACTS# 23
SATAACT# 17
C251
0.1U25Y
R165 330
R222 100
PLED1 30 PLED2 30
FP_RST# 7,30
PWBTIN# 16
C296
0.1U25Y
HDDLEDPWRBTSW
C263 102P
3
D9
1N4148S
JF_P1
1
D D
PWSW-
PWSW+
PLED1 SLED2
HDD-
HDD+
RESET
GND
MEDION-FP
2
PLED1
3
PLED2
4
HDDLED
5
HDD+
6
FP_RST#
7 8
PSON#
PS_OUT#
PW_OK
EN_DDR
EN_VDDA_25
EN_VCORE
PG_VCORE
EN_VDD_12_A
CPU_GD
ALL_PWRGD
SPEAKER
3VDUAL
1 2
74LVC07S
14 7
3 4
U1A
14 7
U1B
74LVC07S
VSUS2_5
R19 330
-CPURST 5
SPK
3.3V
3.3V
GND GND GND
12V
VCC
VCC2_5
BZ1
BUZZER
ALL_PWRGD17,30
C98
104P
VCC
5VSB +12V
VCC
R65
4.7K
PW_OK
C95 104P
PW_OK 30
VCC3
1 2 3 4
5V
5 6
5V
7 8 9 10
R170 220
11 12 13 14 15 16 17 18 19 20
D8 1N4148SR171 220 C269 0.1U25Y
JWR1
3.3V
-12V GND PS_ON GND GND GND
-5V 5V 5V
ATX-PCON
PW_OK
5V_SB
ALARM27
SPKR16
C C
PS_OUT#30 PS_ON#A5
VCC3 VCC
B B
C14
104P
R163
2.2K
PS_OUT#
R11 0
C116
104P
VCC
-12V
Q22 2N3904S
VCC3
-5V
R112
330
-LDTRST11
ALL_PWRGD
System Voltage Regulator
9VSB 9VSB
R108 1K
1.25VREF30
A A
1.25VREF 1.25VREF
C192 103P
5
U7A
84
LM358_#B
3
+
2
-
R105 110RST
Dual Layout Footprint
1
R104
120RST
VCC3
EC28
+
D
X_1000U/6.3V Q16
G
P3055LS
S
VCC2_5
EC15
+
EL470/10V-3.5
4
3
R107 1K
C191
X_103P
R106 1KR1%
U7B
84
LM358_#B
5
+
6
-
R109
1KR1%
5VSB
DS
G
Q19 NDS351S
VSUS2_5
12
+
EC19 100U16EL11
Micro Star Restricted Secret
Title
Reserved for Hyper-Transport Reset Test .
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
2
http://www.msi.com.tw
Power OK Circuits
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
1
31 35
Rev
0A
of
7
Page 32
5
4
3
2
1
EC5
+
EL470/10V-3.5
VDDQ
C261
105P/0805
CT4 X_10u/1206
VDD_25_SUS
+
EC8 X_EL100/16V-2.5
105P/0805
CT14 X_10u/1206
GND
C196
SYSTEM
5VSB VCC
C246
C16
104P
104P
C15
C270
104P
104P
For EMI
VCC
C65
C357
X_104P
X_104P
VCC3
CB7
CB6
X_104P
X_104P
C302 104P
C63 X_104P
C268 104P
C322 X_104P
C303 X_104P
C306 104P
C350 104P
C127 X_104P
C227 X_104P
C77 104P
C320 104P
+12V -12V
C5 104P
3VDUALVCC3
C172 X_104P
C265 X_104P
C445 X_104P
C28 X_104P
C354 X_104P
C58 104P
-5V
C161 104P
C87 104P
C365 X_104P
C319 X_104P
VCC3
VCC
VCC
VCC2_5
VCC3
VCC
C383 X_104P
EC30
+
X_1000U/6.3V
C199 X_104P
C389 X_104P
VCC3VCC3
X_104PC359
X_104PC332
X_104PC348
X_104PC146
X_104PC186
X_104PC168
VDD_25_SUS
VDDQ
LAYOUT: Locate close to Clawhammer socket.
VTT_DDR_SUS
C101 106P/1206
C401 X_104P/BOT
VCORE
CPU
C107 104P
C91 106P/1206
VCORE
D D
C C
VCORE
Place on inside of CPU Cavity ( 5 *
0.22uF/0603 X7R high-freq decoupling Cap. )
Buck-decoupling Mid-Freq. decoupling Cap. ( 7 * 4.7uF / 1206 X7R )
VCORE
C70 X_106P/1206
VCORE
C112 106P/1206
C400 X_104P/BOT
C166
X_224P
C78 106P/1206
VCORE
VCC3
C428 X_104P/BOT
C425 X_104P/BOT
C103 224P
C83 X_106P/1206
C422 X_104P/BOT
VDD_12_A
C105 104P
C64 106P/1206
C154 104P
C213 X_104P
+
C188 X_100u-16V
DDR
C32
C80
104P
X_104P
K8T400M
C230
C271
104P
104P
+
C30 X_100u-16V
GND
C193 104P
C200 105P
LAYOUT: Place one 1210 10uF cap. on each end of the VTT island.
VTT_DDR_SUS
C413 X_107P/B
B B
For VCC2_5 MOS input cap.
VCC2_5
C301 X_104P
A A
VCC2_5
C285
105P/0805
VCC3
EC17
+
1000U/6.3V
C416 X_107P/B
C241 X_104P
C307
105P/0805
For VDDQ MOS input cap.
VCC3
EC22
+
X_1000U/6.3V
C210
C194
X_104P
X_104P
VSUS2_5
C214
X_105P/0805
5
C290 X_104P
EC25 10u/1206
VTT_DDR_SUS
12
EC18
+
EL470/10V-3.5
VDD_25_SUS
C164 X_104P
VTT_DDR_SUS
MH6
X_150 Drill / 300 Pad
1 2 3
(NPTH)
4
9
MH5
X_150 Drill / 300 Pad
1 2 3
(NPTH)
4
9
MH4
X_150 Drill / 300 Pad
5 6 7 8
5 6 7 8
1 2 3 4
MH7
X_150 Drill / 300 Pad
1 2 3 4
(NPTH)
(NPTH)
5 6 7 8
9
5 6 7 8
9
MH2
X_150 Drill / 300 Pad
1 2 3
(NPTH)
4
9
MH3
X_150 Drill / 300 Pad
1 2 3
(NPTH)
4
9
5 6 7 8
MH1 X_150 Drill / 300 Pad
1 5 6 7 8
2
3
4
(NPTH)
5 6 7 8
9
KBGND
FM11
X
X_FM
FM12
X
X_FM
4
FM14
X
X_FM
FM9
FM8
X
X
X_FM
X_FM
FM5
FM10
X
X
X_FM
X_FM
FM4
X
X_FM
FM3
FM6
X
X
3
X_FM
X_FM
FM16
FM7
X
X_FM
X
X_FM
FM15
FM13
X
X
X_FM
X_FM
FM21
X
FM17
X
X_FM
X_FM
FM1
X
FM19
X
X_FM
X_FM
FM22
FM2
2
X
X
X_FM
X_FM
FM23
X
FM24
X
X_FM
X_FM
VCC
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan http://www.msi.com.tw
Impedance Test
T1
1
X_YJ102
2
Micro Star Restricted Secret
BULK / Decopuling
MS-7010
Last Revision Date: Sheet
1
T2
1
X_YJ102
2
Rev
0A
Tuesday, September 02, 2003
of
32 35
Page 33
5
K8 CPU Power
4
NB & SB & AGP Power
3
2
1
Other Power
DDR SideCPU Side
K8 Vcore -> "VCORE" (42A)
D D
VDDA_2.5 Power -> "VDDA_25" (0.11A)
DDR Power -> "VDD_25_SUS" (9.5A)
DDR-VTTPower ->
HT Power -> "VDD_12_A"&"VLDT0"
"VTT_DDR_SUS" (5.21A)
NB & SB Core-Power
-> "VCC2_5" (?A)
NB & SB Core-Suspend Power -> "VSUS2_5" (?A)
NB AGP8X Power -> "VDDQ" (1.5A)
5VDU
3VDU
DDR_3VDUAL
9VSB
(2A)
ATX Power Supply
VSUS2_5
-> SB
C C
+5VSB
5VDUAL 3VDUAL
VCC
P3VA -> For 1394
Charge Pump
-> 9VSB
B B
+12V
VCORE -> K8 CPU
+5VR -> Audio
DDR_25_SUS
-> DDR
DDR_3VDUAL
VDDA_25 -> K8 CPU(I/O)
VCC3
VDDQ
A A
-> AGP
VTT_DDR_SUS
-> DDR
-12V
5
VCC2_5 -> NB & SB ( VLINK )
4
VDD_12_A
-> HT
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
3
2
http://www.msi.com.tw
Power Generation
MS-7010
Last Revision Date:
Tuesday, September 02, 2003
Sheet
1
33 35
Rev
0A
of
Page 34
5
4
3
2
1
Revision Initial ver:0A on 09/09/2002
0C Revision History (Changes from MS-6741 Rev 0B)
Revision Initial ver:0B on MS-6707
P-7 U22 change from CY28330 to CY28331 nee to more pciclk
P-11 NB K8T400M ver change from 0.4 to 0.9 J18 need to pull down to gnd P-14 PWM change from 2 phases to 3 phases circuit change P-15 To add 105p cap to Vref_cg
D D
P-18 remove MII LAN interfase P-22 modify codec circuit remove some connectors P-25 Change lan to RTL8101L P-32~P35 ACPI circuit modify
0A Revision History (Changes from MS-6707 Rev 0B)
Sheet
Change South Bridge from VT8235 to VT8237.
16~18
Change Lan Controler from RTL8101L to VT6103 PHY.
23
Desciption
Ap. Date
11/18
12/04
Sheet
Desciption Ap. Date
Change VRM from 3-Phase to 2-Phase.
1.0 Revision History (Changes from MS-6741 Rev 0C)
Sheet
Add Pull-Down Resistor on BISTIN.
12
Change Q22 from SO8 to TO252.
31
06/2130
Ap. DateDesciption
Add One Front Port USB Connector.
24
Add one VGA Connector for K8M400 Reserved.
15
C C
Reserved C-MEDIA AC'97 Codec Circuit.
21
Add CNR Riser Circuit.
28 11/22
Change Power Sequence Solution.
31
11/18
12/04
12/04
0B Revision History (Changes from MS-6741 Rev 0A)
Sheet
-LDTSTOP must be connect to SB DPSLP# for NB Rev:CD
18
and connect to SLP# for NB Rev:CE & K8M400.
Add PDA0 & SDA0 Isolated.
22
B B
Add VT8237 CTL_PLED1# Reseved for S5 Control.
17
Remove R100,D5,Q2,C15,R29
29
Desciption
Change Pull-Up Power form +12V to VCC on R465.
30
Change D28 to a Resistor connect to VCC. Add Resistor Capacitors back on Address
and Control Signals for AMD Request.
Add Crystal and AC filter to avoid that
21 04/01
CNR Problem.
Ap. Date
01/03
01/03
01/03
01/17
01/17
01/2209
A A
Micro Star Restricted Secret
Title
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
5
4
3
2
http://www.msi.com.tw
History
MS-7010
1
Last Revision Date:
Wednesday, September 03, 2003
Sheet
34 35
of
Rev
0A
Page 35
5
4
3
2
1
HS2
PCB1
HS1
VT8235CE
D D
U19_2 W49F002UP
P01-701000A-C48
U19_4
W29C040P-90
C C
TO252MOS_Heatsink
E31-0500261-K08
U8_1
CPU Retention
VBAT1_1
TO252MOS_Heatsink
E31-0500261-K08
U14_HM
MSI
AGP
8X
E31-0400482-A58
E31-0400482-A58
U14_HT
MSI
YSKTBT
B B
U19_SOC
PLCC-32S
5010
DDR
HEATSINK
Micro Star Restricted Secret
A A
Title
Manual Parts
Document Number
MICRO-STAR INT'L
No. 69, Li-De St, Jung-He City,
CO.,LTD.
Taipei Hsien, Taiwan
5
4
3
http://www.msi.com.tw
2
MS-7010
Last Revision Date:
Wednesday, September 03, 2003
Sheet
of
35 35
1
Rev
0A
Loading...
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use