1
Motorola TMOS Power MOSFET Transistor Device Data
# ! !
" "!
N–Channel Enhancement–Mode Silicon Gate
The D3PAK package has the capability of housing the largest chip
size of any standard, plastic, surface mount power semiconductor.
This allows it to be used in applications that require surface mount
components with higher power and lower R
DS(on)
capabilities. This
high voltage MOSFET uses an advanced termination scheme to
provide enhanced voltage–blocking capability without degrading
performance over time. In addition, this advanced TMOS E–FET is
designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–
source diode with a fast recovery time. Designed for high voltage,
high speed switching applications in surface mount PWM motor
controls and both ac–dc and dc–dc power supplies. These devices
are particularly well suited for bridge circuits where diode speed and
commutating safe operating areas are critical and offer additional
safety margin against unexpected voltage transients.
• Robust High Voltage Termination
• Avalanche Energy Specified
• Source–to–Drain Diode Recovery Time Comparable to a Discrete
Fast Recovery Diode
• Diode is Characterized for Use in Bridge Circuits
• I
DSS
and V
DS(on)
Specified at Elevated Temperature
• Short Heatsink Tab Manufactured – Not Sheared
• Specifically Designed Leadframe for Maximum Power Dissipation
• Available in 24 mm, 13–inch/500 Unit Tape & Reel, Add –RL Suffix to Part Number
MAXIMUM RATINGS
(TC = 25°C unless otherwise noted)
Rating
Symbol Value Unit
Drain–to–Source Voltage V
DSS
1000 Vdc
Drain–to–Gate Voltage (RGS = 1.0 MΩ) V
DGR
1000 Vdc
Gate–to–Source Voltage — Continuous
Gate–to–Source Voltage — Non–Repetitive (tp ≤ 10 ms)
V
GS
V
GSM
±20
±40
Vdc
Vpk
Drain Current — Continuous
Drain Current — Continuous @ 100°C
Drain Current — Single Pulse (tp ≤ 10 µs)
I
D
I
D
I
DM
6.0
4.2
18
Adc
Apk
Total Power Dissipation
Derate above 25°C
Total Power Dissipation @ TC = 25°C (1)
P
D
178
1.43
2.0
Watts
W/°C
Watts
Operating and Storage Temperature Range TJ, T
stg
–55 to 150 °C
Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C
(VDD = 100 Vdc, VGS = 10 Vdc, Peak IL = 6.0 Apk, L = 27.77 mH, RG = 25 Ω )
E
AS
720
mJ
Thermal Resistance — Junction to Case
Thermal Resistance — Junction to Ambient
Thermal Resistance — Junction to Ambient (1)
R
θJC
R
θJA
R
θJA
0.70
62.5
35
°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds T
L
260 °C
(1) When surface mounted to an FR4 board using the minimum recommended pad size.
Designer’s Data for “Worst Case” Conditions — The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics— are given to facilitate “worst case” design.
E–FET and Designer’s are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company.