MOTOROLA MC14543BF, MC14543BFEL, MC14543BDR2, MC14543BCP, MC14543BFL1 Datasheet

 Semiconductor Components Industries, LLC, 2000

March, 2000 – Rev. 3

1 Publication Order Number:

MC14543B/D

MC14543B

BCD-to-Seven Segment
Latch/Decoder/Driver for
Liquid Crystals

The MC14543B BCD–to–seven segment latch/decoder/driver is
designed for use with liquid crystal readouts, and is constructed with
complementary MOS (CMOS) enhancement mode devices. The
circuit provides the functions of a 4–bit storage latch and an 8421
BCD–to–seven segment decoder and driver. The device has the
capability to invert the logic levels of the output combination. The
phase (Ph), blanking (BI), and latch disable (LD) inputs are used to
reverse the truth table phase, blank the display , and store a BCD code,
respectively . For liquid crystal (LC) readouts, a square wave is applied
to the Ph input of the circuit and the electrically common backplane of
the display. The outputs of the circuit are connected directly to the
segments of the LC readout. For other types of readouts, such as
light–emitting diode (LED), incandescent, gas discharge, and
fluorescent readouts, connection diagrams are given on this data sheet.

Applications include instrument (e.g., counter, DVM etc.) display
driver, computer/calculator display driver, cockpit display driver, and
various clock, watch, and timer uses.

• Latch Storage of Code

• Blanking Input

• Readout Blanking on All Illegal Input Combinations

• Direct LED (Common Anode or Cathode) Driving Capability

• Supply Voltage Range = 3.0 V to 18 V

• Capable of Driving 2 Low–power TTL Loads, 1 Low–power Schottky

TTL Load or 2 HTL Loads Over the Rated Temperature Range

• Pin–for–Pin Replacement for CD4056A (with Pin 7 Tied to V

SS

).

• Chip Complexity: 207 FETs or 52 Equivalent Gates

MAXIMUM RATINGS (Voltages Referenced to V

SS

) (Note 2.)

Symbol Parameter Value Unit

V

DD

DC Supply Voltage Range –0.5 to +18.0 V

V

in

Input Voltage Range, All Inputs –0.5 to VDD + 0.5 V

I

in

DC Input Current per Pin ±10 mA

P

D

Power Dissipation,

per Package (Note 3.)

500 mW

T

A

Operating Temperature Range –55 to +125 °C

T

stg

Storage Temperature Range –65 to +150 °C

I

OHmax

I

OLmax

Maximum Continuous Output
Drive Current (Source or Sink)

10

(per Output)

mA

P

OHmax

P

OLmax

Maximum Continuous Output

Power (Source or Sink)

(4.)

70

(per Output)

mW

2. Maximum Ratings are those values beyond which damage to the device

may occur.

3. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C T o 125_C

4. P

OHmax

= IOH (VOH – VDD) and P

OLmax

= IOL (VOL – VSS)

http://onsemi.com

A = Assembly Location
WL or L = Wafer Lot
YY or Y = Year
WW or W = Work Week

Device Package Shipping

ORDERING INFORMATION

MC14543BCP PDIP–16 2000/Box
MC14543BD SOIC–16 48/Rail
MC14543BDR2 SOIC–16 2500/Tape & Reel

1. For ordering information on the EIAJ version of
the SOIC packages, please contact your local
ON Semiconductor representative.

MARKING

DIAGRAMS

1

16

PDIP–16

P SUFFIX

CASE 648

MC14543BCP

AWLYYWW

SOIC–16

D SUFFIX

CASE 751B

1

16

14543B

AWLYWW

SOEIAJ–16

F SUFFIX

CASE 966

1

16

MC14543B

AWLYWW

MC14543BFEL SOEIAJ–16 See Note 1.

MC14543BF SOEIAJ–16 See Note 1.

This device contains protection circuitry to guard
against damage due to high static voltages or electric
fields. However, precautions must be taken to avoid ap­plications of any voltage higher than maximum rated
voltages to this high–impedance circuit. For proper
operation, V

in

and V

out

should be constrained to the

range V

SS

v (Vin or V

out

) v VDD.

Unused inputs must always be tied to an appropriate
logic voltage level (e.g., either V

SS

or VDD). Unused out-

puts must be left open.

MC14543B

http://onsemi.com

2

TRUTH TABLE

Inputs Outputs

LD BI Ph* D C B A a b c d e f g Display

X 1 0 X X X X 0 0 0 0 0 0 0 Blank
1 0 0 00 001111110 0

1 0 0 00 010110000 1
1 0 0 00 101101101 2
1 0 0 00 111111001 3

1 0 0 01 000110011 4
1 0 0 01 011011011 5
1 0 0 01 101011111 6
1 0 0 01 111110000 7

1 0 0 10 001111111 8
1 0 0 10 011111011 9
1 0 0 1 0 1 0 0 0 0 0 0 0 0 Blank
1 0 0 1 0 1 1 0 0 0 0 0 0 0 Blank

1 0 0 1 1 0 0 0 0 0 0 0 0 0 Blank
1 0 0 1 1 0 1 0 0 0 0 0 0 0 Blank
1 0 0 1 1 1 0 0 0 0 0 0 0 0 Blank
1 0 0 1 1 1 1 0 0 0 0 0 0 0 Blank

000XXXX ** **
† † † † Inverse of Output Display

Combinations as above

Above

X = Don’t care
† = Above Combinations
* = For liquid crystal readouts, apply a square wave to Ph

For common cathode LED readouts, select Ph = 0
For common anode LED readouts, select Ph = 1

** = Depends upon the BCD code previously applied when LD = 1

PIN ASSIGNMENT

13

14

15

16

9

10

11

125

4

3

2

1

8

7

6

d

e

g

f

V

DD

a

b

c

D

B

C

LD

V

SS

BI

PH

A

MC14543B

http://onsemi.com

3

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V

SS

)

V

DD

– 55_C 25_C 125_C

Characteristic Symbol

Vdc

Min Max Min Typ

(5.)

Max Min Max

Unit

Output Voltage “0” Level

V

in

= VDD or 0

V

OL

5.0
10
15

—
—
—

0.05

0.05

0.05

—
—
—

0
0
0

0.05

0.05

0.05

—
—
—

0.05

0.05

0.05

Vdc

“1” Level

V

in

= 0 or V

DD

V

OH

5.0
10
15

4.95

9.95

14.95

—
—
—

4.95

9.95

14.95

5.0
10
15

—
—
—

4.95

9.95

14.95

—
—
—

Vdc

Input Voltage “0” Level

(V

O

= 4.5 or 0.5 Vdc)

(V

O

= 9.0 or 1.0 Vdc)

(V

O

= 13.5 or 1.5 Vdc)

V

IL

5.0
10
15

—
—
—

1.5

3.0

4.0

—
—
—

2.25

4.50

6.75

1.5

3.0

4.0

—
—
—

1.5

3.0

4.0

Vdc

“1” Level

(V

O

= 0.5 or 4.5 Vdc)

(V

O

= 1.0 or 9.0 Vdc)

(V

O

= 1.5 or 13.5 Vdc)

V

IH

5.0
10
15

3.5

7.0
11

—
—
—

3.5

7.0
11

2.75

5.50

8.25

—
—
—

3.5

7.0
11

—
—
—

Vdc

Output Drive Current

(V

OH

= 2.5 Vdc) Source

(V

OH

= 4.6 Vdc)

(V

OH

= 0.5 Vdc)

(V

OH

= 9.5 Vdc)

(V

OH

= 13.5 Vdc)

I

OH

5.0

5.0
10
10
15

– 3.0

– 0.64

—
– 1.6
– 4.2

—
—
—
—
—

– 2.4

– 0.51

—
– 1.3
– 3.4

– 4.2
– 0.88
– 10.1
– 2.25

– 8.8

—
—
—
—
—

– 1.7

– 0.36

—
– 0.9
– 2.4

—
—
—
—

mAdc

(VOL = 0.4 Vdc) Sink
(V

OL

= 0.5 Vdc)

(V

OL

= 9.5 Vdc)

(V

OL

= 1.5 Vdc)

I

OL

5.0
10
10
15

0.64

1.6
—

4.2

—
—
—
—

0.51

1.3
—

3.4

0.88

2.25

10.1

8.8

—
—
—
—

0.36

0.9
—

2.4

—
—
—

mAdc

Input Current I

in

15 — ±0.1 — ±0.00001 ±0.1 — ±1.0 µAdc

Input Capacitance C

in

— — — — 5.0 7.5 — — pF

Quiescent Current

(Per Package) V

in

= 0 or VDD,

I

out

= 0 µA

I

DD

5.0
10
15

—
—
—

5.0
10
20

—
—
—

0.005

0.010

0.015

5.0
10
20

—
—
—

150
300
600

µAdc

Total Supply Current

(6.) (7.)

(Dynamic plus Quiescent,
Per Package)
(C

L

= 50 pF on all outputs, all

buffers switching)

I

T

5.0
10
15

IT = (1.6 µA/kHz) f + I

DD

IT = (3.1 µA/kHz) f + I

DD

IT = (4.7 µA/kHz) f + I

DD

µAdc

5. Noise immunity specified for worst–case input combination.
Noise Margin for both “1” and “0” level = 1.0 V min @ V

DD

= 5.0 V

= 2.0 V min @ V

DD

= 10 V

= 2.5 V min @ V

DD

= 15 V

6. To calculate total supply current at loads other than 50 pF:

IT(CL) = IT(50 pF) + 3.5 x 10–3 (CL – 50) VDDf

where: I

T

is in µA (per package), CL in pF, VDD in V, and f in kHz is input frequency.

7. The formulas given are for the typical characteristics only at 25_C.