MOTOROLA CMOS LOGIC DATA
1
MC14067B MC14097B
Analog
Multiplexers/Demultiplexers
The MC14067 and MC14097 multiplexers/demultiplexers are digitally
controlled analog switches f eaturing low ON r esistance and very low
leakage current. These devices can be used in either digital or analog
applications.
The MC14067 is a 16–channel multiplexer/demultiplexer with an inhibit
and four binary control inputs A, B, C, and D. These control inputs select
1–of–16 channels by turning O N the appropriate analog switch (see
MC14067 truth table.)
The MC14097 is a differential 8–channel multiplexer/demultiplexer with an
inhibit and three binary control inputs A, B, and C. These control inputs
select 1 of 8 pairs of channels by turning ON the appropriate analog switches
(see MC14097 truth table).
• Low OFF Leakage Current
• Matched Channel Resistance
• Low Quiescent Power Consumption
• Low Crosstalk Between Channels
• Wide Operating Voltage Range: 3 to 18 V
• Low Noise
• Pin for Pin Replacement for CD4067B and CD4097B
MC14067B
16–Channel Analog
Multiplexer/Demultiplexer
MC14097B
Dual 8–Channel Analog
Multiplexer/Demultiplexer
CONTROLS
SWITCHES
IN/OUT
COMMON
OUT/IN
16
17
18
19
21
22
23
2
3
4
5
6
7
9
13
8
14
11
10
15
20
1
INHIBIT
A
B
C
D
X0
X1
X2
X3
X4
X5
X6
X7
X8
X9
X10
X11
X12
X13
X14
X15
X
CONTROLS
SWITCHES
IN/OUT
COMMONS
OUT/IN
1
17
15
16
18
19
21
22
23
2
3
4
5
6
7
9
8
14
11
10
1320INHIBIT
A
B
C
X0
X1
X2
X3
X4
X5
X6
X7
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
X
Y
VDD = PIN 24
VSS = PIN 12
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Motorola, Inc. 1995
REV 3
1/94
MC14067B
MC14097B
L SUFFIX
CERAMIC
CASE 623
ORDERING INFORMATION
MC14XXXBCP Plastic
MC14XXXBCL Ceramic
MC14XXXBDW SOIC
TA = – 55° to 125°C for all packages.
P SUFFIX
PLASTIC
CASE 709
DW SUFFIX
SOIC
CASE 751E
MOTOROLA CMOS LOGIC DATAMC14067B MC14097B
2
MAXIMUM RATINGS* (Voltages Referenced to V
SS
)
Input or Output Voltage (DC or Transient)
Input Current (DC or Transient),
per Control Pin
Power Dissipation, per Package†
Lead Temperature (8–Second Soldering)
_
C
*Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
Ceramic “L” Packages: – 12 mW/_C From 100_C To 125_C
MC14067 TRUTH TABLE
Control Inputs
X X X X 1 None
0 0 0 0 0 X0
1 0 0 0 0 X1
0 1 0 0 0 X2
1 1 0 0 0 X3
0 0 1 0 0 X4
1 0 1 0 0 X5
0 1 1 0 0 X6
1 1 1 0 0 X7
0 0 0 1 0 X8
1 0 0 1 0 X9
0 1 0 1 0 X10
1 1 0 1 0 X11
0 0 1 1 0 X12
1 0 1 1 0 X13
0 1 1 1 0 X14
1 1 1 1 0 X15
MC14097 TRUTH TABLE
Control Inputs
X X X 1 None
0 0 0 0 X0 Y0
1 0 0 0 X1 Y1
0 1 0 0 X2 Y2
1 1 0 0 X3 Y3
0 0 1 0 X4 Y4
1 0 1 0 X5 Y5
0 1 1 0 X6 Y6
1 1 1 0 X7 Y7
X = Don’t Care
MC14067 FUNCTIONAL DIAGRAM MC14097 FUNCTIONAL DIAGRAM
1–OF–16 DECODER
INHIBIT
A
B
C
D
X15
X14
X13
X12
X11
X10
X9
X8
X7
X6
X5
X4
X3
X2
X1
X0
CONTROL
INPUTS
X
IN/OUT
X
OUT/IN
INHIBIT
A
B
C
CONTROL
INPUTS
1–OF–8 DECODER
X7
X6
X5
X4
X3
X2
X1
X0
Y7
Y6
Y5
Y4
Y3
Y2
Y1
Y0
X
OUT/IN
Y
OUT/IN
X
IN/OUT
Y
IN/OUT
This device contains protection circuitry to
guard against damage due to high static
voltages or electric fields. However, precautions must be taken to avoid applications of
any voltage higher than maximum rated voltages to this high–impedance circuit. For proper
operation, Vin and V
out
should be constrained
to the range VSS v (Vin or V
out
) v VDD.
Unused inputs must always be tied to an
appropriate logic voltage level (e.g., either V
SS
or VDD). Unused outputs must be left open.
MOTOROLA CMOS LOGIC DATA
3
MC14067B MC14097B
ELECTRICAL CHARACTERISTICS
SUPPLY REQUIREMENTS (Voltages Referenced to VSS)
Power Supply Voltage
Range
Quiescent Current Per
Package
Control Inputs: Vin
=
VSS or VDD,
Switch I/O: VSS v V
I/O
v
VDD, and
∆V
switch
v
500 mV**
Total Supply Current
(Dynamic Plus
Quiescent,
Per Package
TA = 25_C only (The
channel component,
(Vin – V
out
)/Ron, is
not included.)
(0.07 µA/kHz) f + I
DD
Typical (0.20 µA/kHz) f + I
DD
(0.36 µA/kHz) f + I
DD
CONTROL INPUTS — INHIBIT, A, B, C, D (Voltages Referenced to VSS)
Ron = per spec,
I
off
= per spec
Ron = per spec,
I
off
= per spec
SWITCHES IN/OUT AND COMMONS OUT/IN — X, Y (Voltages Referenced to VSS)
Recommended Peak–to–
Peak Voltage Into or
Out of the Switch
Recommended Static or
Dynamic Voltage
Across the Switch’*
(Figure 1)
∆V
switch
v 500 mV**,
Vin = VIL or V
IH
(Control), and V
in
0 to VDD (Switch)
∆ON Resistance Between
Any Two Channels
in the Same Package
Off–Channel Leakage
Current (Figure 2)
Vin = VIL or V
IH
(Control) Channel to
Channel or Any One
Channel
Inhibit = V
DD
(MC14067B)
(MC14097B)
Capacitance, Feedthrough
(Channel Off)
pF
Data labeled “Typ” is not to be used for design purposes, but is intended as an indication of the IC’s potential performance.
**For voltage drops across the switch (∆V
switch
) > 600 mV ( > 300 mV at high temperature), excessive VDD current may be drawn; i.e.
the current out of the switch may contain both VDD and switch input components. The reliability of the device will be unaffected unless the
Maximum Ratings are exceeded. (See first page of this data sheet.)