Mitsubishi M6MGT160S4BVP, M6MGB160S4BVP Datasheet

MITSUBISHI LSIs

M6MGB/T160S4BVP

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

3.3V-ONLY FLASH MEMORY &

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

Stacked-MCP (Multi Chip Package)

DESCRIPTION

The MITSUBISHI M6MGB/T160S4BVP is a Stacked Multi Chip Package (S-MCP) that contents 16M-bits flash memory and 4M-bits Static RAM in a 48-pin TSOP (TYPE-I).

16M-bits Flash memory is a 2097152 bytes /1048576 words,

3.3V-only, and high performance non-volatile memory fabricated by CMOS technology for the peripheral circuit and DINOR(DIvided bit-line NOR) architecture for the memory cell. 4M-bits SRAM is a 524288bytes / 262144words unsynchronous SRAM fabricated by silicon-gate CMOS technology.

M6MGB/T160S4BVP is suitable for the application of the mobile-communication-system to reduce both the mount space and weight .

PIN CONFIGURATION (TOP VIEW)

A15 A14 A13 A12 A11

A10

A19

S-CE

WE#

F-RP# F-WP# S-VCC

10.0 mm

F-RY/BY#

A18 A17

A7 A6 A5

A4 A2

A9 A8

1 2 3 4 5 6 7 8 9

10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

FEATURES

• Access time Flash Memory 90ns (Max.) SRAM 85ns (Max.)

• Supply voltage Vcc=2.7 ~ 3.6V

• Ambient temperature W version Ta=-20 ~ 85°C

• Package : 48-pin TSOP (Type-I) , 0.4mm lead pitch

APPLICATION

Mobile communication products

48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25

A16 BYTE# GND

DQ15/A-1 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 F-VCC

DQ11 DQ3 DQ10 DQ2 DQ9 DQ1

DQ8 DQ0 OE# GND

F-CE#

14.0 mm

F-VCC S-VCC GND :GND for Flash/SRAM

A-1-A17

A18-A19 :Address for Flash DQ0-DQ15 :Data I/O F-CE# :Flash Chip Enable

S-CE :SRAM Chip Enable

OE#

WE#

F-WP# :Flash Write Protect

F-RP# :Flash Reset Power Down

F-RY/BY#

BYTE#

:Vcc for Flash :Vcc for SRAM

:Flash/SRAM common Address

:Flash/SRAM Output Enable :Flash/SRAM Write Enable

:Flash Ready /Busy :Flash/SRAM Byte Enable

NC:Non Connection

Sep. 1999 , Rev.2.0

BLOCK DIAGRAM

MITSUBISHI LSIs

M6MGB/T160S4BVP

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

3.3V-ONLY FLASH MEMORY &

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

Stacked-MCP (Multi Chip Package)

16Mb Flash Memory

ADDRESS

INPUTS

CHIP ENABLE INPUT

OUTPUT ENABLE INPUT

WRITE ENABLE INPUT

WRITE PROTECT INPUT

RESET/POWER DOWN INPUT

BYTE ENABLE INPUT

READY/BUSY OUTPUT

F-RY/BY#

4Mb SRAM

A19 A18

A17 A16

A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1

F-CE# OE# WE# F-WP#

F-RP# BYTE#

X-DECODER

Y-DECODER

STATUS / ID REGISTER

WSM

CUI

WSM

128 WORD PAGE BUFFER

Main Block 32KW

Bank(II)

Main Block 32KW

Parameter Block7 16KW Parameter Block6 16KW

Bank(I)

Parameter Block5 16KW Parameter Block4 16KW Parameter Block3 16KW Parameter Block2 16KW Parameter Block1 16KW Boot Block 16KW

Y-GATE / SENSE AMP.

MULTIPLEXER

INPUT/OUTPUT

DQ15/A-1

DQ14DQ13DQ12 DQ2DQ1DQ0DQ3

DATA INPUTS/OUTPUTS

F-VCC (3.3V)

GND (0V)

BUFFERS

A-1

A15

A17

S-CE

BYTE#

WE#

OE#

524288WORD x

8 BITS

262144 WORD x

16 BITS

ROW DECODER

ADDRESS INPUT BUFFER

CLOCK

GENERATOR

SENSE AMP.

DATAINPUT

OUTPUT BUFFER

BUFFER

DQ0

DQ7

DQ 8

DQ15/A-1

S-VCC

GND

Sep. 1999 , Rev.2.0

MITSUBISHI LSIs

M6MGB/T160S4BVP

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

3.3V-ONLY FLASH MEMORY &

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

Stacked-MCP (Multi Chip Package)

1. Flash Memory

DESCRIPTION

The Flash Memory of M6MGB/T160S4BVP is 3.3V-only high speed 16,777,216-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for mobile and personal computing, and communication products. The Flash Memory of M6MGB/T160S4BVP is fabricated by CMOS technology for the peripheral circuits and DINOR(Divided bit line NOR) architecture for the memory cells.

FEATURES

Organization 1048,576 word x 16bit

2,097,152 word x 8 bit

Supply voltage

Access time 90ns(Max.)

Power Dissipation Read 54 mW (Max. at 5MHz) (After Automatic Power saving) 0.33mW (typ.) Program/Erase 144 mW (Max.) Standby 0.33mW (typ.) Deep power down mode 0.33mW (typ.) Auto program for Bank(I) Program Time 4ms (typ.) Program Unit (Byte Program) 1word/1byte (Page Program) 128word/256byte Auto program for Bank(II) Program Time 4ms (typ.) Program Unit 128word/256byte Auto Erase Erase time 40 ms (typ.) Erase Unit Bank(I) Boot Block 16Kword/32Kbyte x 1 Parameter Block 16Kword/32Kbyte x 7 Bank(II) Main Block 32Kword/64Kbyte x 28

Program/Erase cycles 100Kcycles

.................................

.............................

................................ VCC = 2.7~3.6V

..............................

.................................

..........

.................................

.......................

.................................

.........................

.................................

.....................

..............

......................

.........................................

Boot Block M6MGB160S4BVP Bottom Boot M6MGT160S4BVP Top Boot

Other Functions Soft Ware Command Control Selective Block Lock Erase Suspend/Resume Program Suspend/Resume Status Register Read Alternating Back Ground Program/Erase Operation Between Bank(I) and Bank(II)

........................

Sep. 1999 , Rev.2.0

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

FUNCTION

The Flash Memory of M6MGB/T160S4BVP includes on-chip program/erase control circuitry. The Write State Machine (WSM) controls block erase and byte/page program operations. Operational modes are selected by the commands written to the Command User Interface (CUI). The Status Register indicates the status of the WSM and when the WSM successfully completes the desired program or block erase operation. A Deep Powerdown mode is enabled when the RP# pin is at GND, minimizing power consumption.

MITSUBISHI LSIs

M6MGB/T160S4BVP

3.3V-ONLY FLASH MEMORY &

Stacked-MCP (Multi Chip Package)

Deep Power-Down

When RP# is at VIL, the device is in the deep powerdown mode and its power consumption is substantially low. During read modes, the memory is deselected and the data input/output are in a high-impedance(High-Z) state. After return from powerdown, the CUI is reset to Read Array , and the Status Register is cleared to value 80H. During block erase or program modes, RP# low will abort either operation. Memory array data of the block being altered become invalid.

Read

The Flash Memory of M6MGB/T160S4BVP has three read modes, which accesses to the memory array, the Device Identifier and the Status Register. The appropriate read command are required to be written to the CUI. Upon initial device powerup or after exit from deep powerdown, the Flash Memory automatically resets to read array mode. In the read array mode, low level input to F-CE# and OE#, high level input to WE# and RP#, and address signals to the address inputs (A19-A-1:Byte Mode, A19-A0:Word Mode) output the data of the addressed location to the data input/output (D7-D0:Byte Mode, D15-D0:Word Mode).

Write

Writes to the CUI enables reading of memory array data, device identifiers and reading and clearing of the Status Register. They also enable block erase and program. The CUI is written by bringing WE# to low level, while F-CE# is at low level and OE# is at high level. Address and data are latched on the earlier rising edge of WE# and F-CE#. Standard micro-processor write timings are used.

Alternating Background Operation (BGO)

The Flash Memory of M6MGB/T160S4BVP allows to read array from one bank while the other bank operates in software command write cycling or the erasing / programming operation in the background. Read array operation with the other bank in BGO is performed by changing the bank address without any additional command. When the bank address points the bank in software command write cycling or the erasing / programming operation, the data is read out from the status register. The access time with BGO is the same as the normal read operation.

Automatic Power-Saving (APS)

The Automatic Power-Saving minimizes the power consumption during read mode. The device automatically turns to this mode when any addresses or F-CE# isn't changed more than 200ns after the last alternation. The power consumption becomes the same as the stand-by mode. While in this mode, the output data is latched and can be read out. New data is read out correctly when addresses are changed.

Output Disable

When OE# is at VIH, output from the devices is disabled. Data input/output are in a high-impedance(High-Z) state.

Standby

When F-CE# is at VIH, the device is in the standby mode and its power consumption is reduced. Data input/output are in a high-impedance(High-Z) state. If the memory is deselected during block erase or program, the internal control circuits remain active and the device consume normal active power until the operation completes.

Sep. 1999 , Rev.2.0

MITSUBISHI LSIs

M6MGB/T160S4BVP

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

3.3V-ONLY FLASH MEMORY &

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

Stacked-MCP (Multi Chip Package)

SOFTWARE COMMAND DEFINITIONS

The device operations are selected by writing specific software command into the Command User Interface.

Read Array Command (FFH) The device is in Read Array mode on initial device power up and after exit from deep powerdown, or by writing FFH to the Command User Interface. After starting the internal operation the device is set to the read status register mode automatically.

Read Device Identifier Command (90H) It can normally read device identifier codes when Read Device Identifier Code Command(90H) is written to the command latch. Following the command write, the manufacturer code and the device code can be read from address 0000H and 0001H, respectively.

Read Status Register Command (70H) The Status Register is read after writing the Read Status Register command of 70H to the Command User Interface. Also, after starting the internal operation the device is set to the Read Status Register mode automatically. The contents of Status Register are latched on the later falling edge of OE# or F-CE#. So F-CE# or OE# must be toggled every status read.

Clear Status Register Command (50H) The Erase Status, Program Status and Block Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register command of 50H. These bits indicates various failure conditions.

C)Single Data Load to Page Buffer (74H) / Page Buffer to Flash (0EH/D0H)

Single data load to the page buffer is performed by writing 74H followed by a second write specifying the column address and data. Distinct data up to 256byte/128word can be loaded to the page buffer by this two-command sequence. On the other hand, all of the loaded data to the page buffer is programed simultaneously by writing Page Buffer to Flash command of 0EH followed by the confirm command of D0H. After completion of programing the data on the page buffer is cleared automatically. This command is valid for only Bank(I) alike Word/Byte Program.

Clear Page Buffer Command (55H) Loaded data to the page buffer is cleared by writing the Clear Page Buffer command of 55H followed by the Confirm command of D0H. This command is valid for clearing data loaded by Single Data Load to Page Buffer command.

Suspend/Resume Command (B0H/D0H) Writing the Suspend command of B0H during block erase operation interrupts the block erase operation and allows read out from another block of memory. Writing the Suspend command of B0H during program operation interrupts the program operation and allows read out from another block of memory. The Bank address is required when writing the Suspend/Resume Command. The device continues to output Status Register data when read, after the Suspend command is written to it. Polling the WSM Status and Suspend Status bits will determine when the erase operation or program operation has been suspended. At this point, writing of the Read Array command to the CUI enables reading data from blocks other than that which is suspended. When the Resume command of D0H is written to the CUI, the WSM will continue with the erase or program processes.

Block Erase / Confirm Command (20H/D0H) Automated block erase is initiated by writing the Block Erase command of 20H followed by the Confirm command of D0H. An address within the block to be erased is required. The WSM executes iterative erase pulse application and erase verify operation.

Program Commands

A)Word/Byte Program (40H)

Word/Byte program is executed by a two-command sequence. The Word/Byte Program Setup command of 40H is written to the Command Interface, followed by a second write specifying the address and data to be written. The WSM controls the program pulse application and verify operation. The Word/Byte Program Command is Valid for only Bank(I).

B)Page Program for Data Blocks (41H)

Page Program for Bank(I) and Bank(II) allows fast programming of 128words/256bytes of data. Writing of 41H initiates the page program operation for the Data area. From 2nd cycle to 257th cycle (Byte Mode)129th cycle (Word Mode), write data must be serially inputted. Address A6-A0,A-1 (Byte Mode) / A6-A0 (Word Mode) have to be incremented from 00H to 7FH/FFH. After completion of data loading, the WSM controls the program pulse application and verify operation.

DATA PROTECTION

The Flash Memory of M6MGB/T160S4BVP provides selectable block locking of memory blocks. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the Flash Memory has a master Write Protect pin (WP#) which prevents any modifications to memory blocks whose lock-bits are set to "0", when WP# is low. When WP# is high, all blocks can be programmed or erased regardless of the state of the lock-bits, and the lock-bits are cleared to "1" by erase. See the BLOCK LOCKING table on P.9 for details.

Power Supply Voltage

When the power supply voltage (F-Vcc) is less than V Lock-Out voltage, the device is set to the Read-only mode. Regarding DC electrical characteristics of V A delay time of 2 us is required before any device operation is initiated. The delay time is measured from the time F-Vcc reaches F-Vccmin (2.7V). During power up, RP#=GND is recommended. Falling in Busy status is not recommended for possibility of damaging the device.

MEMORY ORGANIZATION

The Flash Memory of M6MGB/T16S2BVP has one 32Kbyte boot block, seven 32Kbyte parameter blocks, for Bank(I) and twenty-eight 64Kbyte main blocks for Bank(II). A block is erased independently of other blocks in the array.

LKO, see P.10.

LKO, Low VCC

Sep. 1999 , Rev.2.0

MEMORY ORGANIZATION

MITSUBISHI LSIs

M6MGB/T160S4BVP

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

3.3V-ONLY FLASH MEMORY &

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

Stacked-MCP (Multi Chip Package)

x8 ( Bytemode) x16 ( Wordmode)

1F0000H-1FFFFFH

1E0000H-1EFFFFH

1D0000H-1DFFFFH

1C0000H-1CFFFFH

1B0000H-1BFFFFH

1A0000H-1AFFFFH

190000H-19FFFFH

180000H-18FFFFH

170000H-17FFFFH

160000H-16FFFFH

150000H-15FFFFH

140000H-14FFFFH

130000H-13FFFFH

120000H-12FFFFH

110000H-1FFFFFH

100000H-10FFFFH

F0000H-FFFFFH

E0000H-EFFFFH

D0000H-DFFFFH

C0000H-CFFFFH

B0000H-BFFFFH

A0000H-AFFFFH

90000H-9FFFFH

80000H-8FFFFH

70000H-7FFFFH

60000H-6FFFFH

50000H-5FFFFH

40000H-4FFFFH

38000H-3FFFFH

30000H-37FFFH

28000H-2FFFFH

20000H-27FFFH

18000H-1FFFFH

10000H-17FFFH

08000H-0FFFFH

00000H-07FFFH

A19-A-1 (Byte Mode)

F8000H-FFFFFH

F0000H-F7FFFH

E8000H-EFFFFH

E0000H-E7FFFH

D8000H-DFFFFH

D0000H-D7FFFH

C8000H-CFFFFH

C0000H-C7FFFH

B8000H-BFFFFH

B0000H-B7FFFH

A8000H-AFFFFH

A0000H-A7FFFH

98000H-9FFFFH

90000H-97FFFH

88000H-8FFFFH

80000H-87FFFH

78000H-7FFFFH

70000H-77FFFH

68000H-6FFFFH

60000H-67FFFH

58000H-5FFFFH

50000H-57FFFH

48000H-4FFFFH

40000H-47FFFH

38000H-3FFFFH

30000H-37FFFH

28000H-2FFFFH

20000H-27FFFH

1C000H-1FFFFH

18000H-1BFFFH

14000H-17FFFH

10000H-13FFFH

0C000H-0FFFFH

08000H-0BFFFH

04000H-07FFFH

00000H-03FFFH

A19-A0 (Word Mode)

32Kword MAIN BLOCK 35 32Kword MAIN BLOCK 34 32Kword MAIN BLOCK 33 32Kword MAIN BLOCK 32 32Kword MAIN BLOCK 31 32Kword MAIN BLOCK 30 32Kword MAIN BLOCK 29 32Kword MAIN BLOCK 28 32Kword MAIN BLOCK 27 32Kword MAIN BLOCK 26 32Kword MAIN BLOCK 25 32Kword MAIN BLOCK 24 32Kword MAIN BLOCK 23 32Kword MAIN BLOCK 22 32Kword MAIN BLOCK 21

32Kword MAIN BLOCK 20 32Kword MAIN BLOCK 19 32Kword MAIN BLOCK 18 32Kword MAIN BLOCK 17 32Kword MAIN BLOCK 16 32Kword MAIN BLOCK 15 32Kword MAIN BLOCK 14 32Kword MAIN BLOCK 13

32Kword MAIN BLOCK 12 32Kword MAIN BLOCK 11 32Kword MAIN BLOCK 10 32Kword MAIN BLOCK 9 32Kword MAIN BLOCK 8

16Kword PARAMETER BLOCK 7 16Kword PARAMETER BLOCK 6

16Kword PARAMETER BLOCK 5

16Kword PARAMETER BLOCK 4 16Kword PARAMETER BLOCK 3 16Kword PARAMETER BLOCK 2 16Kword PARAMETER BLOCK 1

16Kword BOOT BLOCK 0

Flash Memory of M6MGB160S4BVP Memory Map

x8 ( Bytemode)

1F8000H-1FFFFFH

1F0000H-1F7FFFH

1E8000H-1EFFFFH

1E0000H-1E7FFFH

1D8000H-1DFFFFH

1D0000H-1D7FFFH

1C8000H-1CFFFFH

1C0000H-1C7FFFH

1B0000H-1BFFFFH

1A0000H-1AFFFFH

190000H-19FFFFH

180000H-18FFFFH

170000H-17FFFFH

BANK(II)

160000H-16FFFFH

150000H-15FFFFH

140000H-14FFFFH

130000H-13FFFFH

120000H-12FFFFH

110000H-11FFFFH

100000H-10FFFFH

F0000H-FFFFFH

E0000H-EFFFFH

D0000H-DFFFFH

C0000H-CFFFFH

B0000H-BFFFFH

A0000H-AFFFFH

90000H-9FFFFH

80000H-8FFFFH

70000H-7FFFFH

60000H-6FFFFH

50000H-5FFFFH

BANK(I)

40000H-4FFFFH

30000H-3FFFFH

20000H-2FFFFH

10000H-1FFFFH

00000H-0FFFFH

A19-A-1 (Byte Mode)

x16 ( Wordmode)

FC000H-FFFFFH

F8000H-FBFFFH

F4000H-F7FFFH

F0000H-F3FFFH

EC000H-EFFFFH

E8000H-EBFFFH

E4000H-E7FFFH

E0000H-E3FFFH

D8000H-DFFFFH

D0000H-D7FFFH

C8000H-CFFFFH

C0000H-C7FFFH

B8000H-BFFFFH

B0000H-B7FFFH

A8000H-AFFFFH

A0000H-A7FFFH

98000H-9FFFFH

90000H-97FFFH

88000H-8FFFFH

80000H-87FFFH

78000H-7FFFFH

70000H-77FFFH

68000H-6FFFFH

60000H-67FFFH

58000H-5FFFFH

50000H-57FFFH

48000H-4FFFFH

40000H-47FFFH

38000H-3FFFFH

30000H-37FFFH

28000H-2FFFFH

20000H-27FFFH

18000H-1FFFFH

10000H-17FFFH

08000H-0FFFFH

00000H-07FFFH

A19-A0 (Word Mode)

16Kword BOOT BLOCK 35

16Kword PARAMETER BLOCK 34

16Kword PARAMETER BLOCK 33 16Kword PARAMETER BLOCK 32

16Kword PARAMETER BLOCK 31 16Kword PARAMETER BLOCK 30

16Kword PARAMETER BLOCK 29 16Kword PARAMETER BLOCK 28

32Kword MAIN BLOCK 27 32Kword MAIN BLOCK 26 32Kword MAIN BLOCK 25 32Kword MAIN BLOCK 24 32Kword MAIN BLOCK 23 32Kword MAIN BLOCK 22 32Kword MAIN BLOCK 21 32Kword MAIN BLOCK 20

32Kword MAIN BLOCK 19 32Kword MAIN BLOCK 18 32Kword MAIN BLOCK 17 32Kword MAIN BLOCK 16 32Kword MAIN BLOCK 15 32Kword MAIN BLOCK 14 32Kword MAIN BLOCK 13 32Kword MAIN BLOCK 12 32Kword MAIN BLOCK 11 32Kword MAIN BLOCK 10 32Kword MAIN BLOCK 9 32Kword MAIN BLOCK 8 32Kword MAIN BLOCK 7 32Kword MAIN BLOCK 6 32Kword MAIN BLOCK 5

32Kword MAIN BLOCK 4 32Kword MAIN BLOCK 3 32Kword MAIN BLOCK 2 32Kword MAIN BLOCK 1

32Kword MAIN BLOCK 0

Flash Memory of M6MGT160S4BVP Memory Map

BANK(I)

BANK(II)

Sep. 1999 , Rev.2.0

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

BUS OPERATIONS

Bus Operations for Word-Wide Mode

MITSUBISHI LSIs

M6MGB/T160S4BVP

3.3V-ONLY FLASH MEMORY &

Stacked-MCP (Multi Chip Package)

Mode

Read

Pins

Array Status Register

F-CE# OE# WE#

V VIL

Lock Bit Status VIL VIL

Output disable Stand by

Write

Identifier Code

Program Erase Others

VIL VIL VIH VIL VIL V

Deep Power Down

Bus Operations for Byte-Wide Mode

Mode

Array

Read

Status Register Lock Bit Status

Identifier Code Output disable Stand by

Program Write

Erase

Others Deep Power Down

Pins

F-CE# OE# WE#

VIL VIL V VIL VIL VIH VIL VIL V

VIL VIL

VIL VIH

V VIH

IL VIH

VIL VIL

IL VIL

VIL VIH

V VIH

VIH

RP#

VIH VIH VIH VIH VIH

VIL

X Hi-Z

V VIH VIH VIH VIH VIH VIH VIH V VIL

Status Register Data

Lock Bit Data (DQ6)X

Command/Data in

RP#

VIH VIH VIH VIH

VIH

VIL

X Hi-Z

V VIH VIH VIH VIH VIH VIH VIH V VIL

Status Register Data

Lock Bit Data (DQ6)

Command/Data in

0-15

Data out

Identifier Code

Hi-Z Hi-Z

Command

0-7

Data out

Identifier Code

Hi-Z Hi-Z

Command Command

RY/BY#

OH (Hi-Z)

X X X X XCommand

VOH (Hi-Z)

RY/BY# V

OH (Hi-Z)

X X

VOH (Hi-Z)

X X X X X

VOH (Hi-Z)

1) X at RY/BY# is VOL or VOH(Hi-Z). *The RY/BY# is an open drain output pin and indicates status of the internal WSM. When low,it indicates that the WSM is Busy performing an operation. A pull-up resistor of 10K-100K Ohms is required to allow the RY/BY# signal to transition high indicating a Ready WSM condition.

2) X can be V

IH or VIL for control pins.

Sep. 1999 , Rev.2.0

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

SOFTWARE COMMAND DEFINITION

Command List

MITSUBISHI LSIs

M6MGB/T160S4BVP

3.3V-ONLY FLASH MEMORY &

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

Stacked-MCP (Multi Chip Package)

1st bus cycle

Command

Mode

Address

Read Array Device Identifier Read Status Register Clear Status Register Clear Page Buffer Byte/Word Program Page Program

Single Data Load to Page Buffer Page Buffer to Flash

Block Erase / Confirm Suspend Resume Read Lock Bit Status Lock Bit Program / Confirm Erase All Unlocked Blocks

1) In the word-wide version(Byte#=H), upper byte data (DQ8-DQ15) is ignored.

2) IA=ID Code Address : A0=VIL (Manufacturer's Code) : A0=VIH (Device Code), ID=ID Code

3) Bank = Bank Address (Bank(I) or Bank(II)) : A19-A17.

4) SRD = Status Register Data

5) Byte/Word Program, Single Data Load and Page Buffer to Flash Command is valid for only Bank(I).

6) WA = Write Address,WD = Write Data

7) WA0,WAn=Write Address, WD0,WDn=Write Data. Byte Mode : Write Address and Write Data must be provided sequentially from 00H to FFH for A6-A0,A-1. Page size is 256Byte (256byte x 8bit), and also A19-A7(Block Address, Page Address) must be valid. Word Mode : Write Address and Write Data must be provided sequentially from 00H to 7FH for A6-A0. Page size is 128word (128word x 16bit). and also A19-A7(Block Address, Page Address) must be valid.

8) WA = Write Address : Upper page address, A19-A7(Block Address, Page Address) must be valid.

9) BA = Block Address : BA = Block Address : A19-A14(Bank1) A19-A15(Bank2)

10) DQ6 provides Block Lock Status, DQ6 = 1 : Block Unlock, DQ6 = 0 : Block Locked.

Write

Bank

XWrite

XWrite Write 40H Write Write 41H

Write Write Write Write Write Write Write Write

Bank(I)

Bank

Bank(I) Bank(I)

Bank

Bank Bank

Bank

Data

(DQ7-0)

(DQ15-0)

FFHXWrite

90HX 70HWrite 50H 55H

74H

0EH

20H B0H D0H

71H

77H A7H

2nd bus cycle

Data

AddressMode

IARead

Bank

(DQ7-0)

(DQ15-0)

SRDRead

Write X D0H

WD0

WDWA

D0H

DQ6 D0H

Write Write Write Write

Read Write Write

WA BA

BA BA

XD0H

3rd ~257th bus cycles (Byte Mode) 3rd ~129th bus cycles (Word Mode)

AddressMode

10)

WAnWA0

Data

(DQ7-0)

(DQ15-0)

WDnWrite

Sep. 1999 , Rev.2.0

MITSUBISHI LSIs

M6MGB/T160S4BVP

16,777,216-BIT (1,048,576 -WORD BY 16-BIT / 2,097,152-WORD BY 8-BIT) CMOS

3.3V-ONLY FLASH MEMORY &

4,194,304-BIT (262,144WORD BY 16-BIT / 524,288-WORD BY 8-BIT) CMOS SRAM

Stacked-MCP (Multi Chip Package)

BLOCK LOCKING

Lock

WP#

RP#

VIL

VIH

1) DQ6 provides Lock Status of each block after writing the Read Lock Status command (71H). F-WP# pins must not be switched during performing Erase / Write operations or WSM Busy (WSMS = 0).

2) Erase/Write command for locked blocks is aborted. At this time read mode is not array read mode but status read mode and 00B0H is read. Please issue Clear Status Register command plus Read Array command to change the mode from status read mode to array read mode.

VIL

VIH

Bit

(Internally)

0 1

Unlocked Unlocked Unlocked Unlocked

STATUS REGISTER

Symbol

SR.7 SR.6 SR.5 SR.4 SR.3 SR.2 SR.1 SR.0

*The F-RY/BY# is an open drain output pin and indicates status of the internal WSM. When low,it indicates that the WSM is Busy performing an operation. A pull-up resistor of 10K-100K Ohms is required to allow the F-RY/BY# signal to transition high indicating a Ready WSM condition.

*DQ3 indicates the block status after the page programming, byte/word programming and page buffer to flash. When DQ3 is "1", the page has the over-programed cell . If over-program occurs, the device is block fail. However if DQ3 is "1", please try the block erase to the block. The block may revive.

(DQ (DQ (DQ (DQ (DQ (DQ (DQ1) (DQ

Status

Write State Machine Status Suspend Status Erase Status Program Status Block Status after Program

Reserved Reserved Reserved

Write Protection Provided

BANK(I)

Boot Parameter Data Locked Locked Locked

Locked Locked Locked Locked Locked Locked

Unlocked Unlocked

BANK(II)

Lock Bit

Locked

Note

Deep Power Down Mode

All Blocks Unlocked

Definition

"1" "0"

Ready Busy

Suspended Operation in Progress / Completed

Error Successful Error Successful Error Successful

Sep. 1999 , Rev.2.0

+ 21 hidden pages