This document defines the design and performance requirements for HYUNDAI IT
E-SERIES MODEL 26” ,32”,37”,42”,46” LCD COLOR TV
It is capable of displaying maximum 1366X768 resolution image.
The LCD TV screen comes equipped with a dedicated terminal board
which is designed to a Accommodate an image signal from a variety
of multimedia source such as DVD players,VCRs Camcoders and set-top box,CATV
2. GENERAL DESCRIPTION
2.1 Features
This digital Terrestrial receiver is suited for DVB-T standard reception of
Free digital Terrestrial program and has the following features;
<iDTV Incase>
* Full DVB-T compliant
* High quality video and CD quality sound by MPEG-2 standard
* 3000 pre-programmable station (video:2000ch,audio;1000ch)
* User friendly and well –defined On Screen Display
* Parent lock and favorite select function
* EPG(Electronic Program Guide)Function
* Full infrared remote control
* Automatic scan for added channel
* NIT scan function
* Manual and automatic scan programming
* Display signal strength meter on the screen
* Optical connector for SPDIF Output
* Output for Audio L/R
* PIG (Picture in Graphic) function
* High resolution graphic with 256 colors
* Channel delete, move, edit and add function
* Software up grade with RS232C
<Others>
* There are 7 languages OSD as English, Deutsch, Français, Nederland, Italiano,
Español, Suomi
* A choice of WIDE, ZOOM and advanced 4:3 and 14:9
AUTO size aspect ratios
* High luminance and contrast ratio, low reflection and wide viewing angle
* PIP (Picture-In-Picture)
* Auto Volume Limit
* Noise Reduction
* Full multimedia capability
* TELETEXT(252pages : only ATV)
2.3 General Specification
The LCD TV is a Color Active Matrix Liquid Crystal Display with an integral
Cold Cathode Flourscent Lamp(CCFL) backlight system.
The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operated in the normally black mode.
It has a 31.51 inch diagonally measured active display area with WXGA resolution.
(768 vertical by 1366 horizontal pixel array) Each pixel is divided into
Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with
a 8-bit gray scale signal for each dot, Therefore it can present a palette
of more than 16.7M(true) Colors.
It has been designed to apply the 8Bit 1 port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness,
super wide viewing angle, high color gamut, high color depth and fast response
time are important
--2--
Page 4
--3--
Marantz Technical Service Manual
2.4 General Features( REFER 32”)
Page 5
3. A/V Circuit BLOCK Diagram
3.1 PC Mode
P C inputs, R, G, B , H, and V signals, are entered through D-Sub 15pin (DSUB1).
When PC is selected in MCU, the signals are entered into the SCALER, MST-6151DA
(USC01).
MST6151DA is controlled using the MCU VCT49X3R(US02) Bus line of pin
41/42/43/47/48/49/50.
PC input resolution is Fh : 31~70k and Fv: 56~85Hz, and the maximum input resolution
is 1360x768 at 60Hz.
Because MST6151DA Scaler has AD converter, data is operated RGB 24 bits.
If the resolution is above the specifications, an out of range message is displayed on the
center of the screen.
However, even if the resolution is within the specified range, if the input timing is different
from the timing indicated
on the manual, unsupported video, a message can be displayed.
The Geometry Adjust function, which is used to adjust the picture position and size,
should be carried out in the Windows desktop screen,or full cross hatch.
The component signals, 480p, 720p, and 1080i, from the set-top box with a D-Sub out
port, may be has not good image quality.
Sound L R signal of pc mode is entered pin117,118 of VCT49X3R. and sound processor
is included in VCT49X3R.
Ouput Sound signal is outputted through pin 123,124 of MST6151DA ,and then this
signal is entered audio amp YDA138E.
PC input and DVI input share a single audio jack
3.2 HDMI Mode
HDMI inputs (LVDS signal), 8bit, are entered through HDMI 19pin (CNG02). When HDMI
is selected by MCU,
the LVDS signals are entered into digital port of the SCALER MST-6151DA (USC01).
MST6151DA is controlled using the MCU Bus line of pin 41/42/43/47/48/49/50.
the maximum resolution is 1360x768 at 65Hz. If the resolution is above the specifications,
an out of range message
is displayed on the center of the screen. However, even if the resolution is within the
specified range,
if the input timing is different from the timing indicated on the manual, unsupported
video, a message can be displayed.
In hdmi mode, this model support 480p(60), 576p(50), 720p(50/60), 1080i(50/60) ,and
pc timing on the manual.
3.3 COMPONENT Mode
Component signals Y, Pb(Cb),Pr(Cr) are entered port0 of mux PI5V330SWE(UC01).
mux PI5V330SWE is controlled by mcu.
When pin 1 of mux is low, component signal is outputted, and then Component signals
--4--
Page 6
Marantz Technical Service Manual
are entered into
The SCALER, MST-6151(USC01)DA.
The Component signals are composed of 480p (50/60Hz) for SD, 576p(60Hz),720p
(50/60Hz) for HD, and 1080i (50/ 60Hz).
Component audio signal is entered audio mux TEA6422(UX01). Mux TEA6422 is
controlled by SCL,SDA line of MCU VCT49X3R.
3.4 S-Video
S-Video signals are entered as Y/ C signals, which is composed of Luminance and color
signals.
The PAL/SECAM are automatically detected by the video decoders VCT49X3R.
video decorder is included in VCT49X3R (US02).
Video signal is operated 656 format( 8bit), and YUV 8bit signal is entered scaler
video port.
S-Video input and composite video input share a single audio jack.
Therefore, while the pictures for the two inputs can be viewed at the same time, only one
of the sounds can be heard.
S-video and composite audio signal is entered audio mux TEA6422(UX01).
Mux TEA6422 is controlled by SCL,SDA line of MCU VCT49X3R.
3.5 Video
Video signal is a composite signal that combines the Luminance (Y) and color (CHROMA) .
It is entered to the scaler IC, MST-6151DA (USC01).
Video signal is operated 656 format( 8bit) as S-video , and YUV 8bit signal is entered
scaler video port.
3.6 Scart Mode
Scart mode is separated full scart mode , half scart mode.
Full scart mode support CVBS video signal and RGB signal with audio signal.
half scart mode support CVBS video signal with audio signal.
Y-C Mode Signals is not Supported.
pin 8 high will auto select the SCART input. With a voltage range of 4.5V to 7.0V a compatible set
will
select AV input in 16x9 mode. With a voltage range of 9.5v to 12.0v the set will select AV input in
4x3 mode.
pin 16 is used to select between composite or RGB input modes using the same SCART.
With a voltage of 1-3V DC (with respect to pin 18) RGBS input mode is selected.
With a voltage range of 0-0.4V composite mode is selected
3.7 IDTV Mode
--5--
Page 7
DTV Y Pb Pr signal is inputted from digital board assy .
DTV signals Y, Pb(Cb),Pr(Cr) are entered port1 of mux PI5V330SWE(UC01).
mux PI5V330SWE is controlled by mcu.
When pin 1 of mux is high, dtv signal is outputted, and then dtv signals are entered
into The SCALER, MST-6151(USC01)DA.
dtv signals are composed of 576i. dtv audio signal is entered audio mux TEA6422(UX01).
Mux TEA6422 is controlled by SCL,SDA line of MCU VCT49X3R.
3.8 Analog TV Mode
Rf signal from tuner(UX02) is generated IF. And IF signal is entered saw filter TFS96F(US01)
Output signal from saw filter is entered VCT49X3R. this signal is separated CVBS video and
audio signal in VCT49X3R.
3.9 Supported PIP/POP Table
Sub\Main
PC X X X X O O O O O
HDMI X X X X O O O O O
iDTV X X X X O O O O O
COMP X X X X O O O O O
S-VIDEO O O O O X X X X X
VIDEO O O O O X X X X X
FScart O O O O X X X X X
HScart O O O O X X X X X
ANALOG
TV
PC HDMI iDTV
O O O O X X X X X
COMP
S-VIDEO
VIDEO
FScart
HScart
ANALOG
TV
X: Not supported, O: Supported
3.10 Scaler Output
Scaler output signals is R, G, B (each 8bits) LVDS signal .
This signal sent to the logic B/D in the LCD module.
3.11 Audio part
--6--
Page 8
Marantz Technical Service Manual
Audio input port for each mode:
Input Port Remark
PC /HDMI
Scart
CVBS /S-Video
COMPONENT
RCA L/R 1EA Shared
Scart Jack L/R
RCA L /R 1EA PAL
RCA L /R 2EA
Full and half
Audio input signal for PC/HDMI,COMPONENT,S-VIDEO,SCART and CVBS modes is entered
into the
audio processor IC(VCT49X3R), The audio processor (VCT49X3R) to control volume,
and left/right balance and mono/stereo and Sound effect.
The L/ R audio signal sent by VCT49X3R is amplified in the amplifier, YDA138E
(UAU01),and sent to the speaker.
YDA138E Support 10W(based on impedance 8 ohm of output for L/R).
4
. To use Service Mode
4.1 ENTERED INTO AGING MODE
1) REMOCON CONTROL
SET UP :MENU + S. MODE + SLEEP + MUTE Then go to number 5
Then go to number 3(Aging Option) ON
SET UP REMOVE :EXIT
4.2 CHECKING MCU VERSION
1) REMOCON CONTROL
- SET UP :MENU + S. MODE + SLEEP + MUTE Then You will see MCU VERSION
- GO TO Number 6
4
. 3 FACTORY RESET
1) REMOCON CONTROL
- SET UP :MENU + S. MODE + SLEEP + MUTE Then go to number 7(FACTORY RESET)
- PRESS ENTER AND RIGHT KEY
--7--
Page 9
4. 4 IN CASE DTV
Go to DTV Source Then Press MENU and move DTV CHANNEL and move FACTORY
SET and Press ENTER
4.5. Exit Service menu
- press exit key
5.Trouble Shooting Guide
--8--
Page 10
Marantz Technical Service Manual
CHECK
UP09
D1.8V?
YES
NO
TROUBLE IN
UP09,USC01
CHECK UP10
MD1.8V?(IN USE
MD)
YES
CHECK END
DTV B/D CHECK
NO
TROUBLE IN
UP10
UMD01
YES
CHECK
R45,R44
(D5V D12V?)
YES
--9--
NO
TROUBLE IN
CON2
Page 11
LVDS
NO RASTER
YES
NO POWER
CHECK
YES
PANEL AND
YES
CHECK PANEL
VCC OR BL_ON?
YES
NO
NO
NO
PANEL AND
LVDS CABLE
TROUBLE IN
PANEL OR
UP01
TROUBLE IN UP01
PIN2 OF CNP01
CHECK US02
OUTPUT?
YES
CHECK USC01
OUTPUT?
CHECK END
NO
TROUBLE IN US02
TROUBLE IN USC01
--10--
Page 12
Marantz Technical Service Manual
CHECK
ICDT1
(33V)?
YES
CHECK ICDT2
2.5V?,
YES
CHECK 33V
YES
NO
NO
NO
TROUBLE IN T1
U3,U4,U5
TROUBLE IN U3
TROUBLE IN
TUNER
CHECK
RX,TX
YES
CHECK T1,U3
JP5
YES
CHECK END
NO
NO
TROUBLE IN
CON02 PIN2
U3
,UG05
TROUBLE IN
TUNER
JP5
,U3,T1
--11--
Page 13
UX01
NO SOUND
YES
AUDIO SOUND
INPUT?
YES
AUDIO MUX
YES
CHECK US02
INPUT OR OUTPUT
YES
NO
NO
NO
TROUBLE IN
INPUT
TROUBLE IN
AUDIO MUX
UX01
TROUBLE IN US02
AUDIO AMP
UAU01
YES
CHECK MUTE
VOLUME
CHECK END
NO
NO
TROUBLE IN AUDIO
AMP UAU01 OR AMP
VCC
TROUBLE IN MUTE
OR VOLUME OR
SPEAKER CABLE
--12--
Page 14
Marantz Technical Service Manual
6. TV/ VIDEO System
<Digital>
6.1 Front –End(Tuner/Demodulator)
Input Frequency Range : VHF 174~230Mhz:ch5~ch12
230~470Mhz:ch71~ch99
UHF 470~860Mhz :ch21~ch69
RF Input(for aerial)connector : female IEC 169-2
Channel bandwidth German : 8Mhz/7Mhz (combine UHF/VHF)
Others : 8Mhz (UHF only)
Input Impeadance 75ohms
OFDM Spectrum 2k and 8k carrier non hierarchical
Modulation Mode 16QAM,64QAM
Guard Interval Modes 1/32,1/16,1/8,1/4 active symbol duration
FEC Modes Rate 1/2, 2/3, 3/4, 5/6, 7/8
6.2 Transport Demultiplexer
Demultiplexer According to ISO/IEC 13818-1
Max.Input Stream 60Mbps(serial)/7.5Mbps(parallel)
PID Handling Capability 32PID
SI Filtering According DVB-SI Spec.(ETS 300 468)
* Alignment Center : 1.9V * IF Input
Level : 90dBuV * P/S : -10dB *
Standard Color Bar : PAL(87.5%)
SECAM L’ (90%) * Center
Frequency : PAL ( 38.9 MHz)
SECAM L’ (90%)
* Input Level : 70dBuV * Video
Signal: 87.5% AM Mod. RAMP
Signal
* Input Level : 70dBuV
Standard Color
Bar Sig.
--15--
Page 17
1-8 SIF OUTPUT LEVEL 70 75
dBuV
1-9 AUDIO S/N RATIO 40 50
AUDIO DISTORTION
1-10
1-11
1-12
RESPONSE
AUDIO
FREQ.
RES-PONSE
10KHz
AUDIO OUTPUT
LEVEL
50Hz
- 4
- 0.6 3.5 %
- 3
- 1
0.3 .06 .08 Vrms
0 + 3
dB * Video Signal: 87.5% Mod.
dB
6.7 Analog R.G.B Input (PC)
6.7.1 Timing
* Input Level : 70dBuV * Video
Signal: Standard Color Bar Sig. *
CH : S20
* P/S Ratio : -10dB
* 1KHz±50KHz Dev.
Standard Color Bar Sig. * Use
CCITT FILTER
* 1KHz±50KHz Dev.
Color Bar : 87.5% Mod.
De-emphasis ON
* 50Hz ~ 10KHz *
* Standard
*
1KHz±50KHz
Dev *Standard Color Bar *
De-emphasis ON
1KHz±50KHz Dev * Standard
*
Color Bar : 87.5% Mod.
* Timing Chart
This monitor shall be capable of displaying following video timing chart.
Display Time (T4)
Front Porch (T5)Back Porch (T3)
Sync W idth (T2) High Level : 2.4V min
Time Total (T1) Low Level : 0.4V max
Fig. 3.2 - H-Sync
Display Time (T4)
Sync W idth (T2)
Front Porch (T5)
Back Porch (T 3)
Time T otal (T1)
6.7.2 Preset-Mode Timing
The timing shown in the following table will be factory preset for display.
- Video signals on 75 ohm termination to the ground
Red, Green & Blue Video (refer to Fig.3.1)
Level : 0 to 0.7 Vp-p Polarity : Positive
2.74mV
Blanking
7.2 SCART (EURO) Connector
Pin
number
1Right audio out (500mV rms Lo Z)
Fig. 3.1 - Video Signal
Description
700mV
Video
--18--
Page 20
Marantz Technical Service Manual
2Right audio in (500mV rms Hi Z)
3Left audio out (500mV rms Lo Z)
4Audio ground
5Blue video groundGND
6Left audio in (500mV rms Hi Z)
7Blue video in (700mV p-p 75R)INPUT
8Source switching / 16x9[note 1]
9Green video groundGND
10Data bus
11Green video in (700mV p-p 75R)INPUT
12Data bus
13Red video groundGND
14Data bus ground
15Red video in (700mV p-p 75R)
16Fast blanking (<0.5V off , >1V on) [note 2]
C
IN
IN
17Composite video groundGND
18Fast blanking ground
19Composite video out (1V inc syncs)OUTPUT
20Composite video in (1V inc syncs)
21Chassis ground
(pictured looking at solder side of plug)
Y
IN
IN
--19--
Page 21
Note 1: (Pin 8 usage)
On many TV's taking pin 8 high will auto select the SCART input. With a voltage range of 4.5V to
7.0V
a compatible set will select AV input in 16x9 mode. With a voltage range of 9.5v to 12.0v
the set will select AV input in 4x3 mode.
It has come to my attention that certain newer sets (notably those containing Sony CXA2069A
chipset)
implement a third intermediate switching level. Details are sketchy,
but it would appear to select a letterbox format rather than full 4:3 or full 16:9.
Note 2 :
On some devices pin 16 is used to select between composite or RGB input modes using the
same SCART.
With a voltage of 1-3V DC (with respect to pin 18) RGBS input mode is selected.
The switching signal needs to be able to source upto 20mA.
With a voltage range of 0-0.4V composite mode is selected
Scart supports CVBS Signals , RGB(Full-Scart) and Audio Right Left ,
and Y-C Mode Signals is not Supported.
(Pin 16 usage)
7.3 HDMI (High-Definition Multimedia Interface)
7.3.1 Overview
-HDMI system architecture is defined to consist of Sources and Sinks.
A given device may have one or more HDMI inputs and one or more HDMI outputs.
Each HDMI input on these devices shall follow all of the rules for an HDMI Sink
and each HDMI output shall follow all of the rules for an HDMI Source.
- As shown in Figure 12-1 HDMI Block Diagram the HDMI cable and connectors
carry four differential pairs that make up the TMDS data and clock channels.
These channels are used to carry video, audio and auxiliary data. In addition,
HDMI carries a VESA DDC channel. The DDC is used for configuration and status
exchange between a single Source and a single Sink.
The optional CEC protocol provides high-level control functions between
all of the various audiovisual products in a user’s environment.
--20--
Page 22
Marantz Technical Service Manual
12-1 HDMI Block Diagram
- Audio, video and auxiliary data is transmitted across the three TMDS data channels.
The video pixel clock is transmitted on the TMDS clock channel and is used by the
receiver
as a frequency reference for data recovery on the three TMDS data channels.
- Video data is carried as a series of 24-bit pixels on the three TMDS data channels.
TMDS encoding converts the 8 bits per channel into the 10 bit DC-balanced, transition
minimized
sequence which is then transmitted serially across the pair at a rate of 10 bits per pixel
clock period.
- Video pixel rates can range from 25MHz to 165MHz. Video formats with rates below
25MHz
can be transmitted using a pixel-repetition scheme. The video pixels can be encoded in
either RGB,
BCR 4:4:4 or YCBCR 4:2:2 formats. In all three cases, up to 24 bits per pixel can be
YC
transferred.
- Basic audio functionality consists of a single IEC 60958 audio stream at sample rates of
32kHz, 44.1kHz
or 48kHz. This can accommodate any normal stereo stream. Optionally, HDMI can carry a
single such
--21--
Page 23
stream at sample rates up to 192KHz or from two to four such streams (3 to 8 audio
channels) at sample
rates up to 96KHz. HDMI can also carry IEC 61937 compressed (e.g. surround-sound)
stream at sample
rates up to 192kHz.
- The DDC is used by the Source to read the Sink’s Enhanced Extended Display
Identification Data
(E-EDID) in order to discover the Sink.s configuration and/or capabilities.
7.3.2 Connectors and Cables
- A device.s external HDMI connection shall be presented via one of the two specified
HDMI connectors,
Type A or Type B. This connector can be attached directly to the device or can be
attached via a cable
adapter that is shipped with the device.
- The Type A connector carries all required HDMI signals, including a single TMDS link.
The Type B
connector is slightly larger and carries a second TMDS link, which is necessary to support
very high-
resolution computer displays requiring dual link bandwidth. A passive cable adapter
between Type A and
Type B connectors is specified.
7.3.3 Connectors Pin Assignment
Type A connector Pin Assingment
--22--
Page 24
Marantz Technical Service Manual
AMS1085
--23--
Page 25
--24--
Page 26
Marantz Technical Service Manual
--25--
Page 27
--26--
Page 28
Audio
8X
De
-
emphasis
8X
Ü
Í DAC
AK4386
Marantz Technical Service Manual
AK4386
ASAHI KASEI[AK4386]
The AK4386 is a 24bit low voltage & low power stereo DAC. The AK4386 uses the Advanced Multi-Bit ∆Σ
architecture, this architecture achieves DR=100dB at 3V operation. The AK4386 integrates a
combination of SCF and CTF filters increasing performance for systems with excessive clock jitter. The
AK4386 is suitable for the portable audio system like MP3 and the home audio systems like STB and TV,
etc as low power and small package. The AK4386 is offered in a space saving 16pin TSSOP package.
o Sampling Rate: 8kHz ¢ 96kHz
o 24-Bit 8 times FIR Digital Filter
o SCF with high tolerance to clock jitter
o Single-ended output buffer
o Digital de-emphasis for 44.1kHz sampling
o I/F Format: 24-Bit MSB justified, 16/24-Bit LSB justified, I2S Compatible
o Master Clock:
o CMOS Input Level
o THD+N: ó86dB
o DR, S/N: 100dB(@VDD=3.0V)
o Power Supply: 2.2 to 3.6V
o Ta = ó40 ¢ 85pC
o 16pin TSSOP
100dB 96kHz 24-Bit 2ch
GENERAL DESCRIPTION
FEATURES
512/768/1024/1536fs for Half Speed (8kHz ¢ 24kHz)
256/384/512/768fs for Normal Speed (8kHz ¢ 48kHz)
128/192/256/384fs for Double Speed (48kHz ¢ 96kHz)
PDN
LRCK
BICK
SDTI
MS0280-E-002003/12
Data
Interface
DEMTEST
Control
Interpolator
Interpolator
-1-
MCLK
Clock
Divider
∆Σ
Modulator
∆Σ
Modulator
SCF
CTF
SCF
CTF
VDD
VSS
VCOM
LOUT
ROUT
--27--
Page 29
ASAHI KASEI[AK4386]
nOrdering Guide
AK4386VT
AKD4386Evaluation Board for AK4386
n Pin Layout
MCLK
BICK
SDTI
LRCK
PDN
DFS0
DFS1
DEM
−40∼
+85°C16pin TSSOP (0.65mm pitch)
1
2
3
4
Top View
5
6
7
8
16
15
14
13
12
11
10
9
TEST
DIF1
VDD
VSS
VCOM
LOUT
ROUT
DIF0
MS0280-E-002003/12
-2-
--28--
Page 30
Marantz Technical Service Manual
ASAHI KASEI[AK4386]
No.Pin NameI/OFunction
1MCLKIMaster Clock Input Pin
2BICKIAudio Serial Data Clock Pin
3SDTIIAudio Serial Data Input Pin
4LRCKIInput Channel Clock Pin
5PDNI
6DFS0ISampling Speed Select 0 Pin
7DFS1ISampling Speed Select 1 Pin
8DEMI
9DIF0IAudio Interface Format 0 Pin
10ROUTORch Analog Output Pin
11LOUTOLch Analog Output Pin
12VCOMO
13VSS-Ground Pin
14VDD15DIF1IAudio Interface Format 1 Pin
16TESTI
PIN/FUNCTION
Full Power Down Mode Pin
“L” : Power down, “H” : Power up
De-emphasis Filter Enable Pin
“L” : OFF, “H” : ON (De-emphasis of fs=44.1kHz is enable.)
Common Voltage Output Pin, 0.55 × VDD
Normally connected to VSS with a 4.7µF (min. 1µF, max. 10µF) electrolytic
capacitor.
Power Supply Pin, 2.2 ∼ 3.6V
TEST Pin
This pin should be connected to VDD.
Note: All digital input pins should not be left floating.
n Handling of Unused Pin
The unused output pins should be processed appropriately as below.
ClassificationPin NameSetting
AnalogLOUT, ROUTThis pin should be open.
MS0280-E-002003/12
-3-
--29--
Page 31
HY5DU281622ET
HY5DU281622ET
DESCRIPTION
The Hynix HY5DU281622ET is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for
the point-to-point applications which require high densities and high bandwidth.
The Hynix 8Mx16 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the
clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,
Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible
with SSTL_2.
FEATURES
2.8V +/- 0.1V VDD and VDDQ power supply
supports 400/375/350/333/300MHz
2.5V +/- 5% VDD and VDDQ power supply
supports 275/250/200/166MHz
VDD/VSSSupplyPower supply for internal circuits and input buffers.
VDDQ/VSSQSupplyPower supply for output buffers for noise immunity.
V REFSupplyReference voltage for inputs for SSTL interface.
NCNCNo connection.
Clock: CK and /CK are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of /CK. Output
(read) data is referenced to the crossings of CK and /CK (both directions of crossing).
Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and
device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER
DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row
ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF
REFRESH entry and exit. CKE is asynchronous for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and
CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during
SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after Vdd
is applied.
Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on
systems with multiple banks. CS is considered part of the command code.
Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied.
Address Inputs: Provide the row address for ACTIVE commands, and the column address
and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the
memory array in the respective bank. A10 is sampled during a precharge command to
determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10
HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The
address inputs also provide the op code during a MODE REGISTER SET command. BA0
and BA1 define which mode register is loaded during the MODE REGISTER SET command
(MRS or EMRS).
Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being
entered.
Input Data Mask: DM is an input mask signal for write data. Input data is masked when
DM is sampled HIGH along with that input data during a WRITE access. DM is sampled
on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ
and DQS loading. LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data
on DQ8-Q15
Data Strobe: Output with read data, input with write data. Edge aligned with read data,
centered in write data. Used to capture write data. LDQS corresponds to the data on
DQ0-Q7; UDQS corresponds to the data on DQ8-Q15
--32--
Page 34
Marantz Technical Service Manual
K4S643232H
SDRAM 64Mb H-die (x32)
CMOS SDRAM
512K x 32Bit x 4 Banks
FEATURES
? JEDEC standard 3.3V power supply
? LVTTL compatible with multiplexed address
? Four banks operation
? MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
? All inputs are sampled at the positive going edge of the system clock.
The K4S643232H is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated
with SAMSUNG s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock.
I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable
latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.
Ordering Information
Part No.OrgainizationMax Freq.InterfacePackage
K4S643232H-TC/L70512K x 32 143MHzLVTTL86pin TSOP
K4S643232H-TC/L60512K x 32166MHzLVTTL86pin TSOP
K4S643232H-TC/L55512K x 32183MHzLVTTL86pin TSOP
K4S643232H-TC/L50512K x 32200MHzLVTTL86pin TSOP
OrganizationRow AddressColumn Address
1Mx32A0~A10A0-A7
Row & Column address configuration
3 -
--33--
Page 35
SDRAM 64Mb H-die (x32)
Package Physical Dimension
CMOS SDRAM
0.10
0.004
MAX
#86
#1
0.61
( )
0.024
#44
#43
22.62
MAX
0.891
22.22
0.20
0.0079
0.875
+0.07
-0.03
0.003
-0.001
0.10
0.004
0.50
0.0197
0.21
0.008
0.05
0.002
86Pin TSOP Package Dimension
1.00
0.039
0.10
0.004
0.25
0.010
0.125
0.005
1.20
0.047
TYP
+0.075
-0.035
+0.003
-0.001
MAX
0.05
0.002
0~8 C
MIN
- 4 -
--34--
Page 36
Marantz Technical Service Manual
SDRAM 64Mb H-die (x32)
FUNCTIONAL BLOCK DIAGRAM
Bank Select
CLK
ADD
Data Input Register
512K x 32
512K x 32
512K x 32
512K x 32
Column Decoder
Latency & Burst Length
CMOS SDRAM
LWE
LDQM
DQi
LCKE
LRASLCBRLWE
CLKCKECSRASCASWEDQM
LCASLWCBR
Timing Register
Programming Register
-
--35--
Page 37
SDRAM 64Mb H-die (x32)
PIN FUNCTION DESCRIPTION
PinNameInput Function
CLKSystem clockActive on the positive going edge to sample all inputs.
CSChip select
CKEClock enable
A0 ~ A10Address
BA0,1Bank select address
RASRow address strobe
CASColumn address strobe
WEWrite enable
DQM0 ~ 3Data input/output mask
DQ0 ~ 31Data input/outputData inputs/outputs are multiplexed on the same pins.
VDD/VSSPower supply/groundPower and ground for the input buffers and the core logic.
VDDQ/VSSQData output power/ground
NCNo ConnectionThis pin is recommended to be left No connection on the device.
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM.
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disables input buffers for power down mode.
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA10, Column address : CA0 ~ CA7
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active.
Isolated power supply and ground for the output buffers to provide improved noise
immunity.
CMOS SDRAM
- 7 -
--36--
Page 38
Marantz Technical Service Manual
K6X4008T1F
K6X4008T1F FamilyCMOS SRAM
512K×8 bit Low Power and Low Voltage CMOS Static RAM
FEATURES
• Process Technology: Full CMOS
• Organization: 512K×8
• Power Supply Voltage: 2.7~3.6V
• Low Data Retention Voltage: 2V(Min)
• Three State Outputs
• Package Type: 32-SOP-525, 32-TSOP2-400F/R
32-TSOP1-0813.4F
GENERAL DESCRIPTION
The K6X4008T1F families are fabricated by SAMSUNG′s
advancedfullCMOS process technology. The families support
various operating temperature range and have various package types for user flexibility of system design. The families also
support low data retention voltage for battery back-up operation
with low data retention current.
32-SOP, 70ns, L
32-SOP, 85ns, L
32-sTSOP1-F, 70ns, L
32-sTSOP1-F, 85ns, L
32-TSOP2-F, 70ns, L
32-TSOP2-F, 85ns, L
High-ZDeselectedStandby
ABSOLUTE MAXIMUM RATINGS
1)
ItemSymbolRatingsUnitRemark
Voltage on any pin relative to VssVIN, VOUT-0.2 to VCC+0.3(max. 3.9V)VVoltage on Vcc supply relative to VssVCC-0.2 to 3.9VPower DissipationPD1.0WStorage temperatureTSTG-65 to 150°C-
0 to 70°CK6F4008T1F-B
Operating TemperatureTA
-40 to 85°CK6F4008T1F-F
-40 to 125°CK6F4008T1F-Q
1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be
restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
--38--
Page 40
Marantz Technical Service Manual
K6X4008T1F Family
-0.2
1)
2)
Vcc+0.2
3)
-0.6V
V
RECOMMENDED DC OPERATING CONDITIONS
ItemSymbolMinTypMaxUnit
Supply voltageVcc2.73.0/3.33.6V
GroundVss000V
Input high voltageVIH2.2Input low voltageVIL
Note:
1.Commercial Product: TA=0 to 70°C, otherwise specified
Industrial Product: TA=-40 to 85°C, otherwise specified
Automotive Product: TA=-40 to 125°C, otherwise specified
2. Overshoot: VCC+2.0V in case of pulse width ≤ 30ns
3. Undershoot: -2.0V in case of pulse width ≤ 30ns
4. Overshoot and undershoot are sampled, not 100% tested.
Input leakage currentILIVIN=Vss to Vcc-1-1µA
Output leakage currentILOCS=VIH or OE=VIH or WE=VIL VIO=Vss to Vcc-1-1µA
Operating power supply current ICCIIO=0mA,CS=VIL, VIN=VIL or VIH, Read--2mA
Cycle time=1µs, 100% duty, IIO=0mACS≤0.2V,VIN≤0.2V or VIN≥Vcc-0.2V
Average operating current
Output low voltageVOLIOL=2.1mA--0.4V
Output high voltageVOHIOH=-1.0mA2.4--V
Standby Current(TTL)ISBCS=VIH, Other inputs = VIL or VIH--0.3mA
Standby Current (CMOS)ISB1CS≥Vcc-0.2V, Other inputs=0~Vcc
ICC1
Cycle time=Min, 100% duty, IIO=0mA,CS=VIL, VIN=VIHor VIL
TEST CONDITIONS(Test Load and Input/Output Reference)
Input pulse level: 0.4 to 2.2V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load(see right): CL=100pF+1TTL
1. 55ns,70ns product
CL1)=30pF+1TTL
AC CHARACTERISTICS
(VCC=2.7~3.6V, Commercial product: TA=0 to 70°C, Industrial product: TA=-40 to 85°C, Automotive product: TA=-40 to 125°C)
Parameter ListSymbol
MinMaxMinMaxMinMax
Read cycle timetRC55-70-85-ns
Address access timetAA-55-70-85ns
Chip select to outputtCO-55-70-85ns
Output enable to valid outputtOE-25-35-40ns
Read
Chip select to low-Z outputtLZ10-10-10-ns
Output enable to low-Z outputtOLZ5-5-5-ns
Chip disable to high-Z outputtHZ020025025ns
Output disable to high-Z outputtOHZ020025025ns
Output hold from address changetOH10-10-10-ns
Write cycle timetWC55-70-85-ns
Chip select to end of writetCW45-60-70-ns
Address set-up timetAS0-0-0-ns
Address valid to end of writetAW45-60-70-ns
Write pulse widthtWP40-55-55-ns
Write
Write recovery timetWR0-0-0-ns
Write to output high-ZtWHZ020025025ns
Data to write time overlapt DW25-30-35-ns
Data hold from write time tDH0-0-0-ns
End write to output low-ZtOW5-5-5-ns
1. Voltage range is 3.0V~3.6V for commercial and industrial product.
55ns
1)
1)
CL
1. Including scope and jig capacitance
Speed Bins
70ns85ns
Units
DATA RETENTION CHARACTERISTICS
ItemSymbolTest ConditionMin
Vcc for data retentionVDRCS≥Vcc-0.2V2.0-3.6V
K6X4008T1F-B-
Data retention currentIDRVcc=3.0V,CS≥Vcc-0.2V
Data retention set-up timetSDR
Recovery timetRDR5--
1. Typical values are measured at TA = 25°C and not 100% tested.
This document has not been approved. Sharing this document with non-Spansion employees violates QS9000/TS16949 requirements.
S29AL008D
8 Megabit (1 M x 8-Bit/512 K x 16-Bit)
CMOS 3.0 Volt-only Boot Sector Flash Memory
Data Sheet
Distinctive Characteristics
Architectural Advantage
Single power supply operation
?.7 to 3.6 volt read and write operations for battery-
powered applications
Manufactured on 200nm process technology
ompatible with 0.32 and 230nm Am29LV160 뾅탆
devices
Flexible sector architecture
ne 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and fifteen 뾑
64 Kbyte sectors (byte mode)
ne 8 Kword, two 4 Kword, one 16 Kword, and fifteen 뾑
32 Kword sectors (word mode)
upports full chip erase뾖
ector Protection features:뾖
hardware method of locking a sector to prevent 뾃
any program or erase operations within that sector
ectors can be locked in-system or via programming 뾖
equipment
emporary Sector Unprotect feature allows code 뾗
changes in previously locked sectors
Unlock Bypass Program Command
educes overall programming time when issuing 뾕
multiple program command sequences
Top or bottom boot block configurations
available
Embedded Algorithms
mbedded Erase algorithm automatically 뾇
preprograms and erases the entire chip or any
combination of designated sectors
mbedded Program algorithm automatically writes 뾇
and verifies data at specified addresses
Compatibility with JEDEC standards
inout and software compat뾒ible with single-power
supply Flash
uperior inadvertent write protection뾖
Performance Characteristics
High performance
ccess times as fast as 55 ns뾃
xtended temperature range (-40 to +125)뾇캜캜
Ultra low power consumption (typical values
at 5 MHz)
?00 nA Automatic Sleep mode current
?00 nA standby mode current
? mA read current
?5 mA program/erase current
Cycling endurance: 1,000,000 cycles per
sector typical
Data retention: 20 years typical
eliable operation for the life of the system뾕
Package option
48-ball FBGA
48-pin TSOP
44-pin SO
Software Features
Data# Polling and toggle bits
rovides a software method of detecting program or 뾒
erase operation completion
Erase Suspend/Erase Resume
uspends an erase operation to read data from, or 뾖
program data to, a sector that is not being erased,
then resumes the erase operation
Hardware Features
Ready/Busy# pin (RY/BY#)
rovides a hardware method of detecting program or 뾒
erase cycle completion
Hardware reset pin (RESET#)
ardware method to reset the device to reading array 뾊
data
--48--
PDF created with pdfFactory trial version www.pdffactory.com
Page 50
Marantz Technical Service Manual
2
Notice On Data Sheet Designations
Spansion LLC issues data sheets with Advance Information or Preliminary designations to advise
readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however,
readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.
Advance Information
The Advance Information designation indicates that Spansion LLC is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product
may discontinue. Spansion LLC therefore places the following conditions upon Advance Information content:
his document contains information on one or more products under development at Spansion LLC. The 밫
information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed
product without notice.
Preliminary
The Preliminary designation indicates that the product development has progressed such that a
commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the
manufacturing process that occur before full production is achieved. Changes to the technical
specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:
his document states the current technical specifications regarding the Spansion product(s) described 밫
herein. The Preliminary status of this document indicates that product qualification has been completed,
and that initial production has begun. Due to the phases of the manufacturing process that require
maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications.
Combination
Some data sheets will contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document will distinguish these products
and their designations wherever necessary, typically on the first page, the ordering information
page, and pages with DC Characteristics table and AC Erase and Program table (in the table
notes). The disclaimer on the first page refers the reader to the notice on this page.
Full Production (No Designation on Document)
When a product has been in production for a period of time such that no changes or only nominal
changes are expected, the Preliminary designation is removed from the data sheet. Nominal
changes may include those affecting the number of ordering part numbers available, such as the
addition or deletion of a speed option, temperature range, package type, or VIO range. Changes
may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion LLC applies the following conditions to documents in this category:
his document states the current technical specifications regarding the Spansion product(s) described 밫
herein. Spansion LLC deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification
corrections, or modifications to the valid combinations offered may occur.
--49--
Page 51
General Description
The S29AL008D is an 8 Mbit, 3.0 volt-only Flash memory organized as 1,048,576
bytes or 524,288 words. The device is offered in 48-ball FBGA, 44-pin SO, and
48-pin TSOP packages. For more information, refer to publication number 21536.
The word-wide data (x16) appears on DQ15Q0; the byte-wide (x8) data ap뺻-
pears on DQ7Q0. This device requires only a single, 3.0 volt V뺻
perform read, program, and erase operations. A standard EPROM programmer
can also be used to program and erase the device.
This device is manufactured using Spansion 200nm process technology, and of뭩-
fers all the features and benefits of the Am29LV800B, which was manufactured
using 0.32 process technology. 탆
The standard device offers access times of 70, 90, and 120 ns, allowing high
speed microprocessors to operate without wait states. To eliminate bus contention the device contains separate chip enable (CE#), write enable (WE#) and
output enable (OE#) controls.
The device requires only a single 3.0 volt power supply for both read and write
functions. Internally generated and regulated voltages are provided for the program and erase operations.
The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using
standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed for the programming and
erase operations. Reading data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program command sequence. This
initiates the Embedded Program algorithmn internal algorithm that auto뾞-
matically times the program pulse widths and verifies proper cell margin. The
Unlock Bypass mode facilitates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase command sequence. This initiates
the Embedded Erase algorithmn internal algorithm that automatically 뾞
preprograms the array (if it is not already programmed) before executing the
erase operation. During erase, the device automatically times the erase pulse
widths and verifies proper cell margin.
The host system can detect whether a program or erase operation is complete by
observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) status bits. After a program or erase cycle is completed, the device is ready
to read array data or accept another command.
The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection measures include a low VCC detector that automat-
ically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via
programming equipment.
Data Sheet
supply to
CC
--50--
PDF created with pdfFactory trial version www.pdffactory.com
Page 52
Marantz Technical Service Manual
The Erase Suspend feature enables the user to put erase on hold for any period
of time to read data from, or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The hardware RESET# pin terminates any operation in progress and resets the
internal state machine to reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also reset the device, enabling
the system microprocessor to read the boot-up firmware from the Flash memory.
The device offers two power-saving features. When addresses are stable for a
specified amount of time, the device enters the automatic sleep mode. The
system can also place the device into the standby mode. Power consumption is
greatly reduced in both these modes.
Spansion Flash technology combines years of Flash memory manufacturing ex뭩-
perience to produce the highest levels of quality, reliability and cost
effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot
electron injection.
Data Sheet
--51--
PDF created with pdfFactory trial version www.pdffactory.com
as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.
Page 63
TFS36F.docversion 1.2 07.02.2003
VI TELEFILTER Filter Specification TFS 36 F 3/5
Stability Characteristics
After the following tests the filter shall meet the whole specification:
1. Shock: 500g, 18 ms, half sine wave, 3 shocks each plane;
DIN IEC 68 T2 - 27
2. Vibration: 10 Hz to 500 Hz, 0,35 mm or 5g respectively, 1 octave per min, 10 cycles per plan, 3 plans;
DIN IEC 68 T2 - 6
3. Change of
temperature: -55 to 125 / 30 min. each / 10 cycles 캜캜
DIN IEC 68 part 2 ?14 Test N
4. Resistance to
solder heat (reflow): reflow possible: twice max.;
for temperature conditions, please refer to the attached "Air reflow temperature conditions" on page 4;
Packing
Tape & Reel: DIN IEC 286 ?3, with exception of value for N and minimum bending radius;
tape type II,embossed carrier tape with top cover tape on the upper side;
--62--
as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.
Page 64
Marantz Technical Service Manual
TFS36F.docversion 1.2 07.02.2003
VI TELEFILTER Filter Specification TFS 36 F 4/5
Air reflow temperature conditions
1
st
and 2nd air reflow profile
Name: pre-heating periods main-heating periods peak temperature
Temperature: 150 ?170 over 200 255 ?5 캜캜캜캜캜
Time: 60 sec. ?90 sec. 20 sec. ?25 sec.
Chip-mount air reflow profile
260
240
220
200
180
160
140
120
100
80
60
40
20
0
020406080100120140160180200220240
time / sec.
Table for temperature vs. Time during the air reflow process
Tolerance of temperatures: ?5 캜
Ъ·¹т мŠож
РУПЪРпммуож Р´¿-¬·½ Ó»¬®·½ Ï«¿¼ Ú´¿¬ п½µ¿¹»ô ïìì ´»¿¼-ô îè I îè I íòì ³³íô îï I îï ³³î¸»¿¬ -´«¹
Ñ®¼»®·²¹ ½±¼»æ ÈÓ
É»·¹¸¬ ¿°°®±¨·³¿¬»´§ ïðòï ¹
--73--
Page 75
КЭМмз¨§Чф КЭМ ми¨§ЧЯЬКЯТЭЫ ЧТЪСОУЯМЧСТ
ʱ´«³» ïæ Ù»²»®¿´ Ü»-½®·°¬·±²
мтотР·² Э±²²»½¬·±²- ¿²¼ Н¸±®¬ Ь»-½®·°¬·±²-
ТЭ г ²±¬ ½±²²»½¬»¼
ФК г ·º ²±¬ «-»¼ф ´»¿ª» ª¿½¿²¬
СЮФ г ±¾´·¹¿¬±®§е ½±²²»½¬ ¿- ¼»-½®·¾»¼ ·² ½·®½«·¬ ¼·¿¹®¿³
ЧТ г Ч²°«¬ Р·²
СЛМ г С«¬°«¬ Р·²
НЛРРФЗ г Н«°°´§ Р·²
MDIN-180 is a highly integrated single chip implementation of deinterlacing and format conversion.
MDIN-180 provides configurable digital video input ports for interlaced or progressive scan type
video with 10bit precision per color component and one digital output port for progressive scan
type of digital video stream with 10bit precision per color component. MDIN-180 receives any
format of interlaced scan type video and performs deinterlacing and format conversion to produce
any desired format of progressive scan video with excellent signal quality preservation. MDIN-180
provides high quality edge preserving deinterlacing with up-to-date motion adaptation algorithm
with fast motion and film mode detection and proper deinterlacing and it supports high performance
3D noise reduction and cross color suppression. In addition MDIN-180 scales up or down the input
video with an arbitrary scale ratio and it also provides frame rate conversion capability.
MDIN-180 s high quality deinterlacing and video processing capability is suitable for high quality
display format conversion application such as flat panel display TV, high-end progressive display,
and so on.
Block Diagram
Video
Input A
Video
Input B
Input mux,
Inputmux,
Auto detection,
Autodetection,
Input CSC,
Input CSC,
Sync Detector
SyncDetector
Front Noise
Front Noise
Reduction
Reduction
Filter,
Filter,
Horizontal
Horizontal
Scaler
Scaler
64 or 32bit
SDRAM
SDRAM
8/16MB
8/16MB
Line
Line
Mem
Mem
Ctrl
Ctrl
Slow/Fast
Slow/Fast
Still Motion,
StillMotion,
Edge,
Edge,
Image Freq.
ImageFreq.
Detector
Detector
Film Mode,
FilmMode,
Bad Edit,
BadEdit,
Subtitle
Subtitle
Detector
Detector
Motion
Motion
Boundary
Boundary
Detector
Detector
Cross
Cross
Color
Color
Suppression
Suppression
3D NR
3D NR
processor
processor
Video
Video
PLL
PLL
Memory
Memory
PLL
PLL
Adaptive
Adaptive
Pixel
Pixel
Interpolator
Interpolator
I2C I/F
I2C I/F
Host
Host
CPU
CPU
H/V
H/V
Format
Format
Converter
Converter
Peaking
Peaking
Filter,
Filter,
LTI,
LTI,
CTI
CTI
Sync
Sync
Generator
Generator
CSC,
CSC,
OSD,
OSD,
Output
Output
Control
Control
Video
Output
--78--
PDF created with pdfFactory trial version www.pdffactory.com
Page 80
Marantz Technical Service Manual
Main Features
Configurable two digital video input ports for interlaced or progressive 30/24-bit RGB, 30/24-bit YCbCr
4:4:4, 20/16-bit YCbCr 4:2:2, 20/16-bit Y/C separated, 10/8-bit Y/C multiplexed digital format.
Generates the progressive scanned digital video output up to 1536x1080p
Performs high quality deinterlacing for arbitrary format of interlaced video input up to 1080i
Motion adaptive 3-D deinterlacing with pixel-by-pixel motion adaptive interpolation
High quality edge preserving deinterlacing thru multiple directional edge detection and interpolation
Deinterlacing with fast motion detection and processing using recent 30 fields motion information
Deinterlacing with motion boundary preservation using recent 30 fields motion information
Deinterlacing with film mode detection and processing for film source
Deinterlacing with bad edit and subtitle detection and adaptation for film source
3D noise reduction in both temporal and spatial domain
Cross color suppression for the video without being processed by 3D comb filter
Independent horizontal and vertical scaling
Frame rate conversion with arbitrary conversion ratio
Programmable front noise reduction filter for input video
One dimensional LTI and CTI for edge improvement
Programmable high order peaking filter for horizontal sharpness control
Color enhancement filter for smooth color component output
Programmable brightness, contrast, tint and saturation control
One layer bitmap OSD with 4 sprite and 16 color
Seamless interface to 8MB or 16MB SDRAM widely available in the market
Serial I2C interface
Specifications
Input Formats
! Configurable two input ports : Total 40-bit configurable. 30-bit + 10bit, 24-bit + 16-bit, 20-bit + 20-bit
etc. with 10-bit or 8-bit per color component
! Video Sources : 30-bit RGB, YcbCr 4:4:4, 20-bit YcbCr 4:2:2, 20-bit Y/C seperated digital format
(SMPTE274M etc.), 10-bit Y/C multiplexed digital format(CCIR-656 etc.)
! Maximum Pixel Rate : 108Mpixel/sec ! Interlaced Input : standard or non-standard video format up to 1920x1080i 60Hz ! Progressive Input : standard or non-standard video format up to 1280x1024p 60Hz
Output Formats
! Progressive digital RGB, YCbCr 4:4:4 or YcbCr 4:2:2 or 16-bit Y/C separated digital format with 10-bit
per color component
! Programmable output mode : 30-bit single width pixel mode ! Maximum Pixel Rate : 115Mpixel/sec ! Programmable display format standard or non-standard video format up to 1536x1080p
Format Conversion
! Independent horizontal and vertical scaling ! Format conversion from one format to another format at an arbitrary scaling ratio ! Horizontal and vertical anti-aliasing filters for graceful down conversion
Frame Rate Conversion
! Frame rate conversion from 3~250Hz to 3~250Hz ! Conversion ratio : x1/31 to x31 ! Uses external SDRAM as frame buffer
PDF created with pdfFactory trial version www.pdffactory.com
--79--
Page 81
E-SERIES DVB-T Technical Service Manual
Deinterlace
! Deinterlacing for any interlaced input video up to 1080i ! Motion adaptive 3-D deinterlace using 5 fields on a per-pixel basis ! Programmable motion detection and adaptation control ! Adaptive motion-weighted interpolation for eliminating non-motion artifacts! Multi-directional edge preserving interpolation ! Fast motion detect and handling using recent 30 fields motion information ! Motion boundary preservation using recent 30 fields motion information ! Still Mode for crisp image viewing ! 3:2 or 2:2 pull-down film mode detect and handling ! Bad edit detect and handling ! Still and moving subtitle detect and handling
Noise Reduction and Signal Enhancement Filter
! Programmable front noise reduction filter for input video ! 3D noise reduction in both temporal and spatial domain ! One dimensional LTI and CTI for edge enhancement ! Programmable high order peaking filter for horizontal sharpness control ! Color enhancement filter for smooth color component output
Display Functions
! Programmable sizing & positioning ! YCbCr-to-RGB color space conversion with programmable 3x3 matrix
! Programmable brightness, contrast, tint and saturation control
! One layer bitmap OSD with 4 sprite and 16 color
Frame Buffer Memory
! 8MB or 16MB external SDRAM ! 32-bit or 64-bit data width interface! Seamless interface to widely available x16 or x32-bit SDRAM
Serial Bus Interface & Interrupt
! I2C bus interface ! Interrupt signal to an external host processor
Miscellaneous
! Auto detection of input video/sync type and format ! Auto detection of input video/sync changing and lost ! Sync detection for composite and non-standard input sync ! Input-frame-locking mode and free-run mode ! Programmable output sync generation ! Built-in input/output test pattern generator
Electrical and Mechanical Characteristics
! 1.8V and 3.3V supply voltage, 5V tolerant I/O ! 256-pin BGA package
PDF created with pdfFactory trial version www.pdffactory.com