6Update the Electrical Characteristics Spec. (Power Consumption)
8Change the Pin Configuration (#19 : Ground ˧ No Connection)
14Update Optical Characteristics
15Update Gray scale specification
26~28Update EEDID Table
23Update Packing Form
6Update the Electrical Characteristics Spec. (Power Consumption)
26~28Update EEDID Table ( Check Sum : 6E Æ 6C )
EDID
ver
-
0.0
0.1
1.023Update Packing Form (30 Æ 20)
Ver. 1.0Mar. 11. 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/ 28
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LP133WH2 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in
the normally white mode. This TFT-LCD has 13.3 inches diagonally measured active display area with HD
resolution (1366 horizontal by 768 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is
determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144
colors. The LP133WH2 has been designed to apply the interface method that enables low power, high
speed, low EMI. The LP133WH2 is intended to support applications where thin thickness, low power are
critical factors and graphic displays are important. In combination with the vertical arrangement of the subpixels, the LP133WH2 characteristics provide an excellent flat display for office automation products such
as Notebook PC.
The LP133WH2 requires two power inputs. The first logic is employed to power the LCD electronics and to
drive the TFT array and liquid crystal. The second backlight is the input about LED BL with LED Driver.
www.panelook.com
LP133WH2
Liquid Crystal Display
Product Specification
Table 2. ELECTRICAL CHARACTERISTICS
ParameterSymbol
LOGIC :
Power Supply Input VoltageV
Black
Power Supply Input Current
White-225255
Black
Power Consumption
White-0.70.8
Power Supply Inrush CurrentI
LVDS ImpedanceZ
BACKLIGHT : ( with LED Driver)
LED Power Input VoltageV
LED Power Input CurrentI
60nits
LED Power Consumption
100nits-0.9-
Max-1.82.0
LED Power Inrush CurrentI
Values
UnitNotes
MinTypMax
CC3.03.33.6V1
-410470
CC
I
mA
1.31.5
P
CC
CC_P
LVDS90100110
LED7.019.021.0V5
LED
--1500mA3
-95107mA
W
ȳ
-0.6-
P
LED
LED_P--1000mA7
W
2
4
6
PWM Duty Ratio5-100%8
PWM Jitter
PWM ImpedanceZ
PWM FrequencyF
PWM High Level VoltageV
PWM Low Level VoltageV
LED_EN Impedance
LED_EN High VoltageV
LED_EN Low VoltageV
-
PWM
PWM70010002000Hz10
PWM_H
PWM_L
PWM
Z
LED_EN_H
LED_EN_L0-0.3V
0-0.2%9
204060kȳ
3.0-3.6V
0-0.3V
204060kȳ
3.0-3.6V
DBC_EN High Voltage3.0-3.6V
DBC_EN Low Voltage0-0.3V
Life Time12,000--Hrs11
Ver. 1.0Mar. 11. 2010
6/ 28
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
Note)
1. The measuring position is the connector of LCM and the test conditions are under 25, fv = 60Hz.
2. The specified Icc current and power consumption are under the Vcc = 3.3V , 25, fv = 60Hz condition.
White PatternBlack Pattern
3. This Spec. is the max load condition for the cable impedance designing.
4. The below figures are the measuring Vcc condition and the Vcc control block LGD used.
The Vcc condition is same as the minimum of T1 at Power on sequence.
www.panelook.com
LP133WH2
Liquid Crystal Display
Product Specification
Rising time
Vcc
0V
5. This impedance value is needed for proper display and measured form LVDS Tx to the mating connector.
6. The measuring position is the connector of LCM and the test conditions are under 25.
7. The current and power consumption with LED Driver are under the Vled = 12.0V , 25, Dimming of
Max luminance and White pattern with the normal frame frequency operated(60Hz).
8. The below figures are the measuring Vled condition
and the Vled control block LGD used.
VLED control block is same with Vcc control block.
90%
10%
0.5ms
3.3V
Rising time
LED
V
0V
10%
12.0V
90%
0.1ms
9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
10. If Jitter of PWM is bigger than maximum, it may induce flickering.
11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent
to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.
12. The life time is determined as the sum of the continuous operation time at which brightness of LCD at the
typical LED current is 50% compare to that of minimum value specified in table 7 under general user condition.
Ver. 1.0Mar. 11. 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/ 28
www.panelook.com
Global LCD Panel Exchange Center
3-2. Interface Connections
This LCD employs two interface connections, a 40 pin connector used for the module electronics interface and
the other connector used for the integral backlight system.
Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)
PinSymbolDescriptionNotes
1NCNo Connection
2VCCLCD Logic and driver power (3.3V Typ.)
3VCCLCD Logic and driver power (3.3V Typ.)
4V EEDIDDDC Power (3.3V)
5NCNo Connection
6Clk EEDIDDDC Clock
7DATA EEDIDDDC Data
8ORX0-Negative LVDS differential data input
9ORX0+Positive LVDS differential data input
10GNDHigh Speed Ground
11ORX1-Negative LVDS differential data input
12ORX1+Positive LVDS differential data input
13GNDHigh Speed Ground
14ORX2-Negative LVDS differential data input
15ORX2+Positive LVDS differential data input
16GNDHigh Speed Ground
17ORXC-Negative LVDS differential clock input
18ORXC+Positive LVDS differential clock input
19NCNo Connection
20
21
22GNDHigh Speed Ground
23
24
25GNDHigh Speed Ground
26
27
28GNDHigh Speed Ground
29
30
31
32
33
34
35
36
37DBC_ENDynamic Backlight Control enable
38
39
40
NC
NC
NC
NC
NC
NC
NC
NC
GNDLED Backlight Ground
GNDLED Backlight Ground
GNDLED Backlight Ground
NC
PWMSystem PWM Signal input for dimming
LED_EN
VLEDLED Backlight Power (7V-21V)
VLEDLED Backlight Power (7V-21V)
VLEDLED Backlight Power (7V-21V)
No Connection
No Connection
No Connection
No Connection
No Connection
No Connection
No Connection
No Connection
No Connection
LED Backlight On/Off [Note 1]
www.panelook.com
Product Specification
LP133WH2
Liquid Crystal Display
[Interface Chip]
1. LCD :
SiW, SW0617(LCD Controller)
Including LVDS Receiver.
2. System : SiW LVDSRx or equivalent
* Pin to Pin compatible with LVDS
[Connector]
UJU IS050-L40B-C10
LSMtron GT05Q-40S-H10 or equivalent
[Mating Connector]
20345-#40E-## series or equivalent
[Connector pin arrangement]
40
[LCD Module Rear View]
[Note 1]
LED EN : 3.0 ~ 3.6V
LED OFF : 0 ~ 0.3V
1
Ver. 1.0Mar. 11. 2010
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/ 28
www.panelook.com
Global LCD Panel Exchange Center
3-3. LVDS Signal Timing Specifications
3-3-1. DC Specification
www.panelook.com
LP133WH2
Liquid Crystal Display
Product Specification
VDD=1.8V
DescriptionSymbolMinTypMaxUnitNotes
LVDS Differential Voltage|V
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
3-3-2. AC Specification
DescriptionSymbolMinMaxUnitNotes
LVDS Clock to Data Skew Margin
|100-600mV-
ID
|V
CM
IN
| /21.2VDD- |V
ID
0.3-VDDV-
t
SKEW
t
SKEW
- 400+ 400ps
- 600+ 600ps
|/2V-
ID
85MHz > Fclk ˻
65MHz
65MHz > Fclk ˻
25MHz
LVDS Clock to Clock Skew Margin (Even
to Odd)
Maximum deviation
of input clock frequency during SSC
Maximum modulation frequency
of input clock during SSC
Ver. 1.0Mar. 11. 2010
t
SKEW_EO
F
DEV
F
MOD
- 1/7+ 1/7T
clk
-· 3%-
-200KHz-
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
-
9/ 28
www.panelook.com
Loading...
+ 19 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.