LG Display LP133WH2-TLGA Specification

Global LCD Panel Exchange Center

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

SPECIFICATION

FOR

APPROVAL

() Preliminary Specification

()Final Specification

Title 13.3” HD TFT LCD

BUYER

MODEL -

APPROVED BY

/

/

SUPPLIER LG Display Co., Ltd.

*MODEL LP133WH2

Suffix TLGA

*When you obtain standard approval,

please use the above model name without suffix

APPROVED BY SIGNATURE

SIGNATURE

S. R. Kim / S.Manager

REVIEWED BY

M. J. Lee / S.Manager

PREPARED BY

/

Please return 1 copy for your confirmation with
your signature and comments.

Ver. 0.0 Aug. 09. 2011

J. P. Lee / Engineer

J. M. Shin / Engineer

Product Engineering Dept.

LG Display Co., Ltd

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

1/ 32

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

Contents

No

1

2

3

4

COVER

CONTENTS

RECORD OF REVISIONS

GENERAL DESCRIPTION

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL SPECIFICATIONS

ELECTRICAL CHARACTREISTICS

3-1

INTERFACE CONNECTIONS

3-2

LVDS SIGNAL TIMING SPECIFICATION

3-3

SIGNAL TIMING SPECIFICATIONS

3-4

SIGNAL TIMING WAVEFORMS

3-5

COLOR INPUT DATA REFERNECE

3-6

POWER SEQUENCE

3-7

OPTICAL SFECIFICATIONS

ITEM

Page

1

2

3

4

5

6-7

8

9-10

11

11

12

13

14-16

5

6

7

8

9

Ver. 0.0 Aug. 09. 2011

MECHANICAL CHARACTERISTICS

RELIABLITY

INTERNATIONAL STANDARDS

SAFETY

7-1

PACKING

DESIGNATION OF LOT MARK

8-1

PACKING FORM

8-2

PRECAUTIONS

A APPENDIX. Enhanced Extended Display Identification Data

17-19

24

25

26

26

27-28

29-31

2/ 32

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

RECORD OF REVISIONS

Revision No Revision Date Page Description

0.0 Aug. 09. 2011 - First Draft (Preliminary Specification) 0.0

0.1 Nov. 02. 2011 6 Update Electrical Characteristics 0.1

20 Update Detail Information of PPID label and Revision Code -

29-31 Update E-EDID Table (Checksum : 31) -

EDID

ver

Ver. 0.0 Aug. 09. 2011

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

3/ 32

www.panelook.com

Global LCD Panel Exchange Center

1. General Description

The LP133WH2 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in
the normally white mode. This TFT-LCD has 13.3 inches diagonally measured active display area with HD
resolution (1366 horizontal by 768 vertical pixel array). Each pixel is divided into Red, Green and Blue sub­pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is
determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144
colors. The LP133WH2 has been designed to apply the interface method that enables low power, high
speed, low EMI. The LP133WH2 is intended to support applications where thin thickness, low power are
critical factors and graphic displays are important. In combination with the vertical arrangement of the sub­pixels, the LP133WH2 characteristics provide an excellent flat display for office automation products such
as Notebook PC.

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

EEPROM Block

EEPROM Block

for EDID

for EDID

EEPROM Block

EEPROM Block

for Tcon Operating

User connector

for Tcon Operating

1

TFT-LCD Panel

40

Pin

Timing Control

LVDS

1port

VCC

VLED

LED_EN

PWM

Timing Control

(Tcon) Block

(Tcon) Block

DVCC

Power

Block

LED Driver

LED Driver

Block

TCLKs

Power

Block

Block

VGH, VGL, GMA

Control & Data Power

E

PI

DVCC, AVDD

GIP CLKs, DSC

VOUT_LED

FB1~4

768

(HD, GIP, TN)

Source Driver

LED Backlight Ass’y

EDID signal & Power

General Features

Active Screen Size 13.3 inches diagonal

Outline Dimension 306.3(Typ. H) Ý 177.7(Typ. V) Ý 3.6(D, Max.) mm

Pixel Pitch 0.2148 Ý 0.2148 mm

Pixel Format 1366 horiz. by 768 vert. Pixels RGB strip arrangement

Color Depth 6-bit, 262,144 colors

2

Luminance, White 200 cd/m

Power Consumption

Weight 300 g (Max.)

Display Operating Mode Transmissive mode, Normally white

Surface Treatment Glare treatment of the front polarizer

RoHS Compliance Yes

BFR / PVC / As Free Yes for all.

Total 3.0W(Max.) Logic : 0.8 W (Max.@ RGB), B/L : 2.2 W (Max.@ VLED 12V )

( 5P Typ.)

1366

(Bottom)

Ver. 0.0 Aug. 09. 2011

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

4/ 32

www.panelook.com

Global LCD Panel Exchange Center

୅

2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter Symbol

Power Input Voltage

Operating Temperature

Storage Temperature

Operating Ambient Humidity

Storage Humidity

VCC -0.3 4.0 Vdc at 25 r 5qC

TOP 050qC1

HST -20 60 qC1

HOP 10 90 %RH 1

HST 10 90 %RH 1

Values

Units Notes

Min Max

Note : 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39

Wet Bulb

20

]

30

Temperature [

10

0

qC Max, and no condensation of water.

90% 80%

60

50

40

60%

Humidity[(%)RH]

40%

20%

10%

Storage

Operation

-20

10

20 30 40 50

60 70 800

Dry Bulb Temperature [୅]

Ver. 0.0 Aug. 09. 2011

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

5/ 32

www.panelook.com

Global LCD Panel Exchange Center

3. Electrical Specifications
3-1. Electrical Characteristics

The LP133WH2 requires two power inputs. The first logic is employed to power the LCD electronics and to
drive the TFT array and liquid crystal. The second backlight is the input about LED BL with LED Driver.

Table 2. ELECTRICAL CHARACTERISTICS

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

Parameter Symbol

Unit Notes

Min Typ Max

LOGIC :

Values

Power Supply Input Voltage V

Power Supply Input Current RGB I

Power Consumption P

Power Supply Inrush Current I

LVDS Impedance Z

CC 3.0 3.3 3.6 V 1

CC - 220 255 mA 2

CC -0.70.8W2

CC_P - - 1500 mA 3

LVDS 90 100 110

ȳ

BACKLIGHT : ( with LED Driver)

LED Power Input Voltage V

LED Power Input Current I

LED Power Consumption P

LED Power Inrush Current I

LED 7.0 12.0 21.0 V 5

LED - - 190 mA 6

LED -2.2W

LED_P - - 1500 mA 7

PWM Duty Ratio 5 - 100 % 8

PWM Jitter

PWM Impedance Z

-

PWM 20 40 60 kȳ

0-0.2%9

4

PWM Frequency F

PWM High Level Voltage V

PWM Low Level Voltage V

LED_EN Impedance Z

LED_EN High Voltage V

LED_EN Low Voltage V

PWM 200 - 1000 Hz 10

PWM_H

PWM_L

PWM 20 40 60 kȳ

LED_EN_H 3.0 - 5.3 V

LED_EN_L 0-0.3V

3.0 - 5.3 V

0-0.3V

DBC_EN High Voltage 3.0 - 5.3 V

DBC_EN Low Voltage 0 - 0.3 V

Life Time

Ver. 0.0 Aug. 09. 2011

15,000 - - Hrs 12

6/ 32

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

www.panelook.com

Global LCD Panel Exchange Center

Note)

1. The measuring position is the connector of LCM and the test conditions are under 25୅, fv = 60Hz,

Black pattern.

2. The specified Icc current and power consumption are under

the Vcc = 3.3V , 25୅, fv = 60Hz condition and Mosaic pattern.

3. This Spec. is the max load condition for the cable impedance designing.

4. The below figures are the measuring Vcc condition and the Vcc control block LGD used.
The Vcc condition is same as the minimum of T1 at Power on sequence.

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

Rising time
Vcc

0V

5. This impedance value is needed for proper display and measured form LVDS Tx to the mating connector.

6. The measuring position is the connector of LCM and the test conditions are under 25୅.

7. The current and power consumption with LED Driver are under the Vled = 12.0V , 25୅, Dimming of

Max luminance and White pattern with the normal frame frequency operated(60Hz).

8. The below figures are the measuring Vled condition
and the Vled control block LGD used.
VLED control block is same with Vcc control block.

90%

10%

0.5ms

3.3V

Rising time

LED

V

0V

10%

12.0V

90%

0.1ms

9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.

10. If Jitter of PWM is bigger than maximum, it may induce flickering.

11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent

to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.

12. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum

value specified in table 7. under general user condition.

Ver. 0.0 Aug. 09. 2011

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

7/ 32

www.panelook.com

Global LCD Panel Exchange Center

3-2. Interface Connections

This LCD employs two interface connections, a 40 pin connector used for the module electronics interface and
the other connector used for the integral backlight system.

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

Pin Symbol Description Notes

1 Test Loop Dell’s Test loop to 34pin

2 VCC LCD Logic and driver power (3.3V Typ.)

3 VCC LCD Logic and driver power (3.3V Typ.)

4 V EEDID DDC Power (3.3V)

5 Bist LCD Panel Self Test Enable

6 Clk EEDID DDC Clock

7 DATA EEDID DDC Data

8 ORX0- Negative LVDS differential data input

9 ORX0+ Positive LVDS differential data input

10 GND LCM Ground

11 ORX1- Negative LVDS differential data input

12 ORX1+ Positive LVDS differential data input

13 GND LCM Ground

14 ORX2- Negative LVDS differential data input

15 ORX2+ Positive LVDS differential data input

16 GND LCM Ground

17 ORXC- Negative LVDS differential clock input

18 ORXC+ Positive LVDS differential clock input

19 GND LCM Ground

20

21

22 GND LCM Ground

23

24

25 GND LCM Ground

26

27

28 GND LCM Ground

29

30

31

32

33

34

35

36

37

38

39

40

NC

NC

NC

NC

NC

NC

NC

NC

GND

GND

GND

Test Loop

PWM System PWM Signal input for dimming

LED_EN

DBC_EN Dynamic Backlight Control enable

VLED LED Backlight Power (7V-21V)

VLED LED Backlight Power (7V-21V)

VLED LED Backlight Power (7V-21V)

No Connection

No Connection

No Connection

No Connection

No Connection

No Connection

No Connection

No Connection

LCM Ground (LED Backlight Ground)

LCM Ground (LED Backlight Ground)

LCM Ground (LED Backlight Ground)

Dell’s Test loop to 1pin

LED Backlight On/Off

www.panelook.com

Product Specification

LP133WH2

Liquid Crystal Display

[Interface Chip]

1. LCD :
LGE, LG5410S (LCD Controller)
Including LVDS Receiver.

2. System : Pin to Pin compatible with LVDS

[Connector]

Hirose KN38-40S-0.5H
UJU IS050-L40B-C10 or equivalent

[Mating Connector]

20453-#40E-## series or equivalent

[Connector pin arrangement]

40

[LCD Module Rear View]

1

Ver. 0.0 Aug. 09. 2011

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

8/ 32

www.panelook.com

Global LCD Panel Exchange Center

3-3. LVDS Signal Timing Specifications

3-3-1. DC Specification

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

VDD=1.8V

Description Symbol Min Typ Max Unit Notes

LVDS Differential Voltage |V

LVDS Common mode Voltage V

LVDS Input Voltage Range V

3-3-2. AC Specification

Description Symbol Min Max Unit Notes

LVDS Clock to Data Skew Margin

| 100 - 600 mV -

ID

CM

IN

|VID| /2 1.2 VDD- |VID|/2 V -

0.3 - VDD V -

t

SKEW

t

SKEW

- 400 + 400 ps

- 600 + 600 ps

85MHz > Fclk ˻

65MHz

65MHz > Fclk ˻

25MHz

LVDS Clock to Clock Skew Margin (Even
to Odd)

Maximum deviation
of input clock frequency during SSC

Maximum modulation frequency
of input clock during SSC

Ver. 0.0 Aug. 09. 2011

t

SKEW_EO

F

DEV

F

MOD

-1/7 + 1/7 T

clk

- · 3% -

- 200 KHz -

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

-

9/ 32

www.panelook.com

Global LCD Panel Exchange Center

Freq.

www.panelook.com

LP133WH2

Liquid Crystal Display

Product Specification

< Clock skew margin between channel >

F

max

F

center

F

min

3-3-3. Data Format

1) LVDS 1 Port

RCLK+

RA+/-

RB+/-

R3 R2

G4 G3

R1 R0

G2 G1

X

m

tvk

< Spread Spectrum >

G0 R5 R4 R3 R2 R1 R0

B1 B0 G5 G4 G3 G2 G1

m

G0

B1



QGm

kl}

Time

R5 R4

B0 G5

RC+/-

RD+/-

B5 B4

G7 G6

Previous (N-1)th Cycle Next (N+1 )th Cycle

B3 B2

R7 R6

DE VSYNC HSYNC B5 B4 B3 B2

X B7 B6 G7 G6 R7 R6

Current (Nth ) Cycle

DE

VSYNC HSYNC

X

< LVDS Data Format >

Ver. 0.0 Aug. 09. 2011

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!

B7 B6

10/ 32

www.panelook.com